





YM3802アプリケーションマニュアル CATALOG No.: LSI-2438022 1987.9

Scanned by HansO, 2005, original supplied by Jetze Mellema

# **TABLE OF CONTENTS**

Cł	napter	r	Page
1.	Intr	roduction	. 1
	1.1	General	. 1
	1.2	Features	. 2
	1.3	Terminology	. 4
2.	Sim	plified description of functions	. 6
	2.1	Pin assignment.	. 6
	2.2	Internal block functions	. 9
	2.3		
3.	Con	nmunication functions	. 17
	3.1	Serial communication	. 17
	3.2	Cassette tape interface (FSK modulation)	. 24
	3.3	Functions related to transmission	. 31
	3.4	Functions related to reception	
4.	MID	I service functions	. 40
	4.1	MIDI clock controller and related functions	. 40
	4.2	Sequencer	. 48
	4.3	SYNC controller and CLICK counter	
	4.4	Address hunter	. 56
	4.5	Utilization for other than MIDI services	. 60
5.	Othe	er functions	. 61
	5.1	General-purpose timer	
	5.2	I/O controller	. 63
		IRQ controller.	
		System control	

6.	Inte	faces	3
	6.1	Clock interface	3
	6.2	CPU interface	4
	6.3	Transmit/receive interface	5
7.	Elec	trical characteristics	6

Appendixes -	Α.	Pin assignment
	B.	Block diagram II
	C.	Register map III
	D.	Table of register functions IV
	Ε.	Table of IRQ setting/clearing status IX
	F.	Circuit example(s). XI
	G.	Sample program
	H.	Package outline

# 1. INTRODUCTION

### 1.1 General

The YM3523 is an LSI device featuring an asynchronous serial communication interface, a frequency divider that acts a communication rate generator, an interface for the cassette tape recorder, transmit/receive data buffers, timers, counters and a parallel input/output port. With this LSI a part of the MIDI data processing can be performed by hardware.

The YM3523 LSI has two output pins and three counters that synchronize with the MIDI clock and the tape SYNC can be easily realized. The MIDI clock is generated by the MIDI clock timer, the tape SYNC signal or the clock message contained in the received serial data. Another way of the generation of the MIDI clock is a process with the host CPU control. This LSI has the priority transmission and reception capability of the MIDI system real-time message over other messages and also can support the processing of the system exclusive message.

1

Each of the MIDI counters can be utilized as general-purpose timer/counter.

### 1.2 Features

- Serial communication
  - 7- or 8-bits ..... Character,
  - 1- or 2-bits ..... Stop bit,
  - 1- or 4-bits ..... Parity bit,
  - Start bit error detection,

Automatic break detection and break character generation,

- Character length, Types of parity and stop bits and communication rate are selectable for transmission and reception separately.
- Cassette tape recorder interface

One wave/two wave FSK modulation,

Automatic follow-up function for polarity and phase,

Transfer-rate check function,

Used for ordinary serial communication or cassette tape recorder interface in transmission and reception (separately).

• Communication rate generater

Communication rate generation of  $75 \sim 19200$  bps and 31.25K bps.

Reception is performed at the internal clock rate that is 16 times the communication rate.

Communication rates of DC through 125K bps can be obtained by selecting the frequency of a communication rate generating clock.

- General-purpose 8-bit parallel input/output port.
- General-purpose 14-bits timer.
- 128 bytes FIFO buffer for reception and 16 bytes FIFO buffer for transmission.
- MIDI support functions

SYNC out, CLOCK out; output of a pulse signal synchronized to the system real-time message.

Automatic transmitting function, priority transmitting function and priority receiving function (without involving the receiving FIFO buffer) of the system real-time message.

8- and 15-bit counters for counting the interpolated, high-accuracy signal of the MIDI clock.

Special 14-bit timer for determining MIDI clock generation timing. Detecting function of the MIDI clock from the received serial data.

Tape SYNC function.

Automatic output of the tape SYNC signal

Active sense function

ID code check function for the system exclusive message.

- Vector output function according to 8-level interrupt factors
- C-MOS, 3µ rule, 4MHz maximum system clock, 10mA power consumption
- Single 5V power supply, TTL level interface
- 40-pin plastic DIP package

# 1.3 Descriptions of terms

• MIDI

Abbreviation for Musical Instrument Digital Interface, a communication standard for interconnecting the synthesizer, sequencer, rhythm machine and computer. Established in 1983 among the musical instrument industry.

Operation and SYNC information on instruments, etc., can be transmitted real-time at a communication rate of 31.25K bps by the asynchronous serial communication using a 10-bit word comprising a start bit, eight data bits and a stop bit.

• Message

A communication unit of data for MIDI. One message is composed of one character of status byte and data byte whose length is status byte-dependent. The MSB of the status byte is 1 and that of the data byte is 0.

• System real-time message

A classification of the MIDI message. A general term indicating 8 types of status bytes from (F8)h to (FF)h with no data byte included. To provide a higher degree of real-time processing these messages can be transmitted by interrupting other message's data byte. The meanings of these messages are as follows:

(F8)h	Timing Clock:	SYNC clock. Indicates the note value of the ninety-sixth note (equivalent to $1/24$ th of the length of the quarter note). Hereafter called the MIDI clock.
(50)		
(F9)h		Undecided
(FA)h	Start:	Start command for sequencer, etc.
		Starts from the opening of music.
(FB)h	Continue:	Continuous start command for sequencer, etc.
(FC)h	Stop:	Stop command for sequencer, etc.
(FD)h		Undecided
(FE)h	Active Sensing:	Message indicating the transmitter and transmission line
		are operating normally.
(FF)h	System Reset	

System exclusive message

One of the MIDI messages.

Large data such as instrument tone parameters and nonstandard data are transferred with this message.

Consists of status byte (F0)h and variable-length data byte. The first data byte is used as the ID code of a manufacturer. Thus the MIDI instrument manufacturer must have its ID code registered with the International MIDI standard committee. The format from the second data byte on can be decided by each manufacturer; a system exclusive message not in accordance with the manufacturer ID code can be neglected.

# • Active sense message

One of the MIDI system real-time messages. Its status byte is (FE)h. The MIDI specification requires that a transmitter transmit any message at least once per 300msec. If there is no message to be transmitted, this active sense message must be sent. When a receiver does not receive any message from a transmitter for 300msec, the transmitter or its transmission line is considered to be abnormal. In this case the sound generation is stopped and the receiver resumes its own operation.

The receiver continues its own operation until it receives the first active sense message.

### • FSK modulation

FSK is an abbreviation for frequency-shift keying, a form of digital signal recording on a magnetic (cassette) tape in which the 1 and 0 are represented by two distinct frequencies.

In the YM3523 the mark (H level = 1) and space (L level = 0) of the usual asynchronous serial signal are modulated with a frequency of two times the communication rate and a frequency equal to this rate, respectively. Demodulation function is also provided.

With this type of modulation interface to the magnetic tape is obtained. The definition mentioned above is used throughout this manual.

### • Tape SYNC

Synchronizing multiple recording or automatic performance according to the SYNC signal recorded on a magnetic tape, etc.

### • TCLK, TCLKM and TCLKF

One-cycle time of the clock signal being input to terminals CLK, CLKM and CLKF, respectively.

# 2. SIMPLIFIED DESCRIPTION OF FUNCTIONS

# 2.1 Pin assignment

The pin configuration is shown in Fig. 2.1.

• IC ... Input

The YM3523 is reset by the L level input signal to this terminal. The reset pulse width must be more than 32 clocks of the system clock to the CLK terminal (32 TCLK).

The same reset operation can be made by the host CPU operation on the internal registers of YM-3523.

• CLK ... Input

System clock input terminal

The internal operation of the YM3523, input signal sampling and output signal changing are all performed in synchronization with the internal timing clock made by this system clock. The clock rate must be more than 32 times the communication rate used. In the case of an MIDI communication rate of 31.25K bps at least a 1MHz clock rate is necessary. The maximum rate is 4MHz.

# • CLKI ... Output

Internal timing clock output terminal.

• CLKM ... Input

Input terminal for a clock that generates an MIDI communication rate of 31.25K bps (baud). Usually 1MHz or 0.5MHz is input, and 1/16 or 1/32 of this can be used as the communication rate.

This clock signal is divided to obtain a count clock for the general-purpose timer and the MIDI clock timer and also for the output pulse width at the SYNC and CLICK terminals. A divide-by-two circuit is included so that the same setting time can be obtained, irrespective of the input signal to the CLKM terminal (1MHz or 0.5MHz).

CLKF ... Input

Input terminal for a clock that generates a communication rate of  $75 \times 2^n$  series.

Usually 614.4KHz is input and communication rates from 1/8192nd of this frequency (75 bps) to 1/32nd of the same frequency (19200 bps) can be used. Can be used also for counting in the MIDI active sense function.

	<u></u>		
VDD		40	CLK
R×D	2	39	CLKI
R×F	з	38	TEST-2
CLKM	4	37	ĪĈ
CLKF	5	36	ĪRO
TxD	6	35	VR
T×F	7	34	RD
SYNC	8	33	<b>WR</b>
CLICK	g	32	<u>CS</u>
TEST-0	10	31	A2
TEST-1	11	30	A1
P7	12	29	AO
P6	13	28	D7
P5	14	27	D6
P4	15	26	D5
P3	16	25	D4
P2	17	24	D3
P1	18	23	D2
P0	19	22	D1
Yss	20	21	DO

Figure 2.1 Pin assignment

7

•  $D0 \sim D7 \dots$  Input/Output

A0 ~ A2	 Input
$\overline{\text{CS}}$	 Input
WR	 Input
RD	 Input
VR	 Input
ĪRQ	 Input

These terminals are used to provide interface to the host CPU.

- TEST-0 ~ TEST-2 ... Input Terminals used for testing the LSI. Thus, no connections are generally made.
- RxD... Input Serial data input terminal
- TxD ... Output Serial data output terminal
- RxF ... Input

Audio signal input terminal from the magnetic tape such as a cassette tape. FSK-modulated serial data are input to this terminal at the TTL level.

• TxF ... Output

Audio signal output terminal to the magnetic tape such as a cassette tape. FSK-modulated serial data are output from this terminal at the TTL level.

• SYNC ... Output

A 2msec width pulse is output from this terminal in synchronization with the MIDI clock. Used as a SYNC signal for other hardware.

• CLICK ... Output

A 2msec width pulse is output from this terminal in synchronization with the MIDI clock divided. Used when a metronome, etc., which is synchronized with the MIDI, is configured.

•  $P0 \sim P7$  ... Input/output

General-purpose I/O port with which the input/output direction of each bit can be separately set.

### 2.2 Internal block functions

The block diagram is given in Fig. 2.2.

Transmitter

Receives data from the FIFO-ITx or FIFO-Tx. Appropriate start, parity and stop bits are added to the received data, which is then converted to serial data. This serial data is sent direct to the TxD terminal, or FSK-modulated and sent to the TxF terminal.

Communication rate, data length, type of parity bit and type of stop bit can each be set independent of the receiver, has the function of forcibly lowering the output to the break level (L level).

#### FIFO-Tx

16-byte transmitting data buffer. General serial data transmission is made by setting the data in this buffer. Because of the FIFO method the arbitrarily-set data is processed by the transmitter in the same order that it was set. An interrupt signal is generated when all the data stored in the buffer are sent to the transmitter.

Whether or not the data set area is available in the buffer can be checked from the host CPU.

#### FSK modulator

The transmitter serial data output is FSK-modulated. Its conversion rate is dependent upon the communication rate.

If the serial data is sent to the TxD terminal, the SYNC terminal output signal is FSKmodulated at a transfer rate of 1200 bps, which is then sent to the TxF terminal. The modulation execution and halt can be controlled from the host CPU.

Receiver


The serial data sent from the RxD terminal or the FSK demodulator is converted to the parallel data, and the parity and stop bits are checked. Usually, the parallel data and the error status are set in the FIFO-Rx.

Communication rate, data length, type of parity bit and type of stop bit can be set independent of the transmitter.

### FIFO-Rx

128-byte receiving data buffer. Usually, the data received by the receiver is set in the order it was received. This data can be read out anytime from the host CPU. The MIDI clock filter and the address hunter can prevent unnecessary data from being set in the FIFO-Rx. In addition to the 128 bytes for data storage the parity and stop bit check results are also stored for each data, therefore, this FIFO-Rx is in practice of the 10 bits x 128 words of storage buffer.

An interrupt signal is generated after the receiver has received one-character data and set it in the empty buffer. The overrun error flag is set when new data is set in the buffer already full of data, permitting checking from the host CPU.





# • FSK demodulator

The FSK-modulated signal input to the RxF terminal is demodulated and sent to the receiver in the form of usual serial signal. In this case the conversion rate is in accordance with the receiver communication rate. The sampling timing of the serial signal that follows the input signal fluctuation with time is sent to the receiver where the serial-to-parallel conversion is performed at this timing.

If the receiver handles the input signal at the RxD terminal this signal is demodulated at a transfer rate of 1200 bps and then sent to the SYNC detector. If the polarity accords, then the phase adjustment is performed at the time when the one wave-modulated data (L level) is demodulated. The positive or negative polarity is selectable.

Also, automatic polarity follow-up can be performed by the polarity detector circuit. The baud check circuit is included and the result can be checked from the host CPU. Since the level of the input signal at the RxF terminal can be directly checked from the host CPU, it is possible that only the adjustments of baud, polarity and phase are conducted by the software, then the demodulator output is utilized.

Break detector

Break status detector circuit for the input signal to the receiver.

If the L-level input continues during the transfer period of two characters that conform with the communication rate, data length, parity bit and stop bit set by the receiver, it is regarded as a break condition and thus an interrupt signal is issued.

• FIFO-ITx

4-byte transmitting buffer used exclusively for the MIDI system real-time message.

If data is set in the FIFO-ITx, the transmitter will transmit this data, irrespective of whether the FIFO-Tx data is present or not.

Idle detector and off-line detector

Functional blocks for the processing of the MIDI active sense.

The idle detector measures the interval between the serial data transmissions by the transmitter, and if there is no transmission for a period of 80msec the MIDI active sense message is set in the FIFO-ITx.

The off-line detector measures the interval between the receiver's serial data reception and the parallel data output. If there is no reception for a period of 300msec an interrupt signal is generated.

MIDI clock filter

With this filter the MIDI clock message (F8)h is prevented from being transferred to the FIFO-Rx. This can reduce the host CPU access to the receiving data buffer, if the reception of the clock message is used by the IRQ, etc.

• Address hunter

When the MIDI system exclusive message is received, the manufacturer ID code or the manufacturer ID code plus one-byte ID code are checked against the ID code(s) pre-stored in the register. If there is no accord, this filter (address hunter) prevents the message from being transferred to the FIFO-Rx.

# • SYNC detector and MIDI clock timer

Internal MIDI clock generation sources.

The MIDI clock timer is a 14-bit programmable interval timer. The same type of timer is used as the general-purpose timer (described later). The MIDI clock timer generates the MIDI clock timing signal instead of interrupt signals.

The SYNC detector also generates the MIDI clock timing signal on the rising edge of the signal obtained by demodulating the tape SYNC signal that is input to the RxF terminal.

In addition, the MIDI message detector (see later) generates the MIDI clock timing signal when it detects the reception of the MIDI clock message (F8)h by the receiver. The host CPU can also directly provide this timing signal.

According to this timing, concurrent operation of several functional blocks within the YM3523 can be made.

SYNC controller

Controls the SYNC signal output.

A 2msec width pulse is sent to the SYNC terminal in accordance with the internal MIDI clock. Also, the FSK-modulated SYNC output signal is sent to the TxF terminal which is recorded on a magnetic tape for use as the SYNC signal for tape SYNC operation.

CLICK counter

7-bit programmable counter to count the internal MIDI clocks.

This counter can be used as a general-purpose interval timer if the MIDI clock timer is employed as the MIDI clock generation source. When the values set in the register have been counted, a 2msec width pulse is sent to the CLICK terminal and at the same time an interrupt signal is issued. Count operation restarts by the automatic load of the counter with the preset value.

• Sequence–MIDI clock interpolator, Recording counter and Playback counter

Functional blocks for time management based upon the internal MIDI clock.

The MIDI clock interpolator generates count clocks at an interval equal to 1/nth of the MIDI clock generation interval. This provision is used to advantage when application requiring higher clock resolution is encountered.

The recording counter is an 8-bit readable fixed counter which generates an interrupt when the count reaches zero. This counter is usable as a real-time clock with its carry operation processed by the host CPU software.

The playback counter is a 15-bit programmable subtractive counter which counts the MIDI clock interpolator-generated count clocks and issues an interrupt signal when the count reaches zero or becomes negative.

Although no automatic counter initialization is performed, the addition to the present count value is possible to cope with the host CPU's counter resetting delay.

If the MIDI clock timer is used as the MIDI clock generation source, these counters can be utilized for general purposes.

# MIDI clock controller-MIDI message detector, FIFO-IRx and MIDI message distributor Control blocks for the internal MIDI clock.

The MIDI message detector is a functional block that detects the reception of the MIDI system real-time message character by the receiver. When the reception of the clock message (F8)h is detected by the receiver this detector generates the internal MIDI clock timing signal. Similarly, when the reception of the system real-time messages (F9)h  $\sim$  (FD)h is detected the detected message contents are set in the FIFO-IRx.

The FIFO-IRx is a 4-byte FIFO that processes the internal MIDI clock and keeps the process sequence of the system real-time data (messages) received by the receiver. When a selected MIDI clock timing signal (i.e., one of the MIDI clock timing signals of the MIDI

☐ MIDI clock interpolator		-MIDI message detector
Sequencer — Recording counter	MIDI clock controller –	FIFO-IRx
Playback counter		–MIDI message distributor

message detector. SYNC detector and MIDI clock timer) is generated, the (F8)h is set in the FIFO-IRx. Also, the data (F9)h ~ (FD)h sent from the MIDI message detector are set in this FIFO buffer. If the (F8)h is present at the exit of the FIFO it is automatically brought out as the MIDI clock and sent to the MIDI message distributor, causing an interrupt signal to be issued. In case other system real-time message exists at the FIFO exit another interrupt signal is generated, and data is not brought out until directed by the host CPU.

The data at the exit of the FIFO-IRx can be arbitrarily read out from the host CPU, irrespective of the operation of the FIFO, eliminating the need to wait for the data processing by the FIFO-Rx. The MIDI message distributor controls the functional blocks whose operation depends upon the internal MIDI clock.

According to the (F8)h signal sent from the FIFO-IRx or to the host CPU direction, the distributor sends the MIDI clock signal simultaneously to each functional block. Also, by the direction of the host CPU, the system real-time messages (F9)h ~ (FD)h are sent to the functional blocks either independently or in unison, controlling their operation (start, stop and initialization).

The functional blocks controlled by this distributor are the CLICK counter, SYNC controller and sequencer. The loading of data into the FIFO-ITx is also controlled by the distributor.

### General-purpose timer

14-bit programmable interval timer (the same type as that for the MIDI clock timer)

This timer counts a fixed 8  $\mu$ sec clock. When the count of the values set in the register has been completed an interrupt signal is issued. The count restarts by the automatic load of the counter with the initial value.

# I/O controller

Functional block that provides the input/output control on the terminals P0 ~ P7.

Performs the setting of the I/O port input/output direction and of the output data. Both the input signal level at the input port terminal and the output signal level at the output port terminal can be read out.

IRQ controller

Controls the output level at the  $\overline{IRQ}$  terminal, status register and vector register, according to the 10 interrupt requests within the LSI and to the contents of the interrupt control register.

The status of interrupt requests is set by the bit map in the status register. The IRQ terminal output level goes low upon generation of an acknowledged interrupt request. From the interrupt requests acknowledged and being generated the vectors with high priority are set in the vector register. LSB of the vector is fixed at zero and the highest three bits are set by the host CPU.

### 2.3 Register layout

.

The register layout diagram is given in Fig. 2.3.

There are 38 registers built in to this LSI, as shown in this diagram. By way of example the register at the uppermost stage of the diagram is considered. R00 and IVR in this register are the register number and the register name, respectively. The register number's high-order digit and low-order digit are called the group number and the address number, respectively. A certain register can be accessed by first writing its group number into the R01 (RGR), then specifying its address number by the terminals A0  $\sim$  A2. Repeated group number entry into the R01 is not needed when the registers of the same group are to be accessed. The registers with the address numbers  $0 \sim 3$  (R00  $\sim$  R03) can always be accessed, irrespective of the group number.

Register functions are described in relevant chapters.

register	R/¥	content	67	b6	65	64	63	b2	61	60
ROD IVR	R	IRO vector				IRO vecto	r			
RO1 RGR	¥	system control	ю	1111	77777	1111	re	gister gro	no unu	ल
RO2 ISR	8	IRO status				IRQ statu	5			
RO3 ICR	<b>Y</b>	IRO clear request				IRO clear	request			
RO4 IOR		IRQ vector offset request	170	vector of	Tset	(////	/////	[[]]]]	[[[]]	/////
ROS IMR	Y	IRO mode control	<u> </u>	/////	/////	/////	с/т	0/9	VE	VM
ROG IER	¥	IRD enable request	L			RO enab	e			
R14 OMR	Y	MIDi realtime message control	V////	/////	ASE	MCE	CDE	MCDS	M	<b>៤</b> :ទ
R15 DCR	¥	MIDI realtime message request	Tx	SYNC	22	PC	RC	content	of mes	sade
RIG DSR	R	FIFO-IRx data	1			FIFO-IRX	data			
R17 ONR	¥	FIFO-iRx control	<u> </u>	/////	/////	/////	////		<u>////</u>	CLK
R24 RRR		Rx communication rate	V////	/////	Rx0/F		Rx comn	nunication	n <i>ra</i> te	
R25 RMR		Rx communication mode	<u>V////</u>	<u>/////</u>	RXCL	RXPE	RXPL	RxE/O	R×SL	RxST
RIG AMR	¥	Address-hunter control	IDCL			maker ID	cade			
R27 ADR	4		BRDE			device ID	code			
R34 RSR	R	FIFO-Rx status	RXRDY	RXOV	R×F	RxP	BRK	RXUL	AHBSY	RxBSY
R35 RCR	Y	FIFO-Rx control	RxC	RXOVC	<u> ////</u>	FLTE	SRKC	RXULC	AHE	RxE
R36 RDR	R	FIFO-Rx data	1			FIFO-Rx	data			
R44 TRR	$  \vee  $	Tx communication rate	V////	TxRx	Tx0/F		Tx comn	nunication	nrate	
R45 TMR	¥	Tx communication mode	<u> </u>	////	TxCL	TXPE	TXPL	TxE/O	TxSL	TxST
R54 TSR	R	FIFO-Tx status	TXEMP	TXBSY	V////	/////	/////	TxiDL	[]]]	Tx8SY
RES TCR	¥	FIFO-Tx control	TxC	<u> </u>		////	BLXE	TXIDLC	<u> []]]</u>	TxE
R56 TDR	¥	FIFO-Tx data				FIFO-TX	data			
R64 FSR	R	FSK status	RXFS	SS	CSF	CFF	(///	]]]]]	PS	PDF
R65 FCR	Y	FSK control	ME	<i>[]]]</i>	////	CFC	DE	APD	P/N	PDFC
R66 CCR	¥	Click counter control	<u> </u>	/////	/////				CLKM	OUTE
R67 CDR	¥	Click counter load value	LD			7 bit dat	a to load			
R74 SRR	R	Recording counter current value				8 bit dat	a of curr	ent value		
R75 SCR	¥	Sequencer control	VIII	[[[[	ADO	CLR	4 b	it interpo	lation r	ite
R76 SPRL	¥	Blass basis annat a sa lua				lower 8	bit data t	o add		
R77 SPRH	¥	Play-back counter vakie		1		higher 7	bit data	to add		
R84 GTRL	¥	6				lower 8	bit data t	o load		
R85 GTRH	¥	General timer value	LD	<u> </u>	1	higher 6	bit data	to load		
R86 MTRL	Y					lower 9	bit data t	o load		
887 MTRH	4	MIDi-clock timer value	LD	<u>V////</u>	1	higher 6	bit data	to load		
R94 EDR	W	External I/O direction				direction	of earch	1/O port		
R95 EOR	1¥	External I/O output data				output re	quest fa	r 1/0 port	ł	
R96 EIR	R	External I/O input data				pin level	of earch	1/0 port		

A2, A1, A0 = 000	001	010	011	100	101	110	111
group-0		T	[	RO4 IOR	ROS IMR	RO6 IER	
1				R14 DMR	R15 DCR	R16 DSR	R17 DNR
2				R24 RRR	R25 RMR	R26 AMR	R27 ADR
3				R34 RSR	R35 RCR	R36 RDR	V///////
4				R44 TRR	R45 TMR	VIIIII	<u> </u>
5 RCC IVR	RO1 RGR	RO2 ISR	ROJ ICR	RS4 TSR	R55 TCR	R56 TDR	<u> </u>
6				R64 FSR	R65 FCR	R66 CCR	R67 CDR
7				R74 SRR	R75 SCR	R76 SPRL	R77 SPRH
8				RS4 GTRL	R85 GTRH	R86 MTRL	R87 MTRH
9				R94 EDR	R95 EOR	R96 EIR	V//////

Figure 2.3 Register map

### 3. COMMUNICATION FUNCTIONS

### 3.1 Serial communication

#### 3.1.1. Communication method

Fig. 3.1 illustrates the message format of the asynchronous serial communication employed in the YM3523. There are several modes of message format, depending upon the data bit length, the existence of parity bit, the parity bit length, the stop bit length and the type of stop bit.

The data bit length of seven or eight bits is treated as one character.

The parity bit modes are one-bit, four-bit and no parity, and odd or even parity can be used. In the four-bit parity mode, a pair of data bits correspond to one parity bit, as shown in Fig. 3.2.

The stop bit length are one or two bits, and two modes exist for the two bits length, i.e., one mode with two consecutive marks (H level) and the other mode with one mark and one space (L level). Fig. 3.3 indicates the stop bit modes.

The communication rates available are 1/16 or 1/32 of the input clock rate supplied to the CLKM terminal, or 1/32nd, 1/64th, ...., 1/8192nd of the input clock rate to the CLKF terminal. By inputting a clock of 1MHz or 0.5MHz to the CLKM terminal and MIDI communication rate of 31.25K bps can be obtained. And, if 614.4KHz is input to the CLKF terminal communication rates of from 75 bps to 19200 bps (75 x  $2^{n}$  series) are available.

If the signal for the magnetic tape is handled by the internal FSK modulator and demodulator, the use of several CLKM communication rates (i.e., 1/16th and 1/32nd of the input) is inhibited.

### 3.1.2. Transmission procedure

When the transmit operation is acknowledged by the host CPU and data is set in the FIFO-Tx or FIFO-ITx, the transmitter adds the start bit, parity bit and stop bits to the data according to the transmit mode and transmits the data at the selected communication rate. When the data bit length is seven bits the MSB of the data set in the FIFO is ignored.

The transmitter output is sent direct to the TxD terminal or sent to the FSK modulator where the output is FSK-modulated per bit which is then routed to the TxF terminal.

### 3.1.3. Reception procedure

How the input signal to the RxF terminal is received is explained using Fig. 3.4. The receiver samples the input signal with the internal communication clock that is 16 times the communication rate (obtained by dividing the input clock at CLKM or CLKF terminal). If, under "waiting for a new message" condition, the receiver samples a space (L level) eight times after at least one mark (H level), it is recognized as a start bit. The eighth timing of the internal communication clock in this space condition is used as a midpoint of the start bit. Then the input sampling is performed by using every 16th clock of the internal communication clock as a midpoint for each bit, i.e., data bit, parity bit and stop bit. At the time when the last stop bit is sampled the receiver will go into the wait state for a next message.




Figure 3.1 Communication signal format




Figure 3.2 Data-bit, parity-bit relation in 4 bit parity mode





Figure 3.3 Stop-bit length and type







In the case of the reception of the FSK-modulated signal that is input to the RxF terminal, since the FSK demodulator generates a clock signal every time each bit is demodulated the per-bit sampling is performed based upon this clock. The start bit detection is made by the continuous reception of marks and spaces.

In either case, upon completion of the reception of one message 0 is added to the MSB in the case of the seven-bit length mode to form an eight-bit data signal. And, if any abnormal condition exists with the parity and stop bits the Parity Error and Framing Error signals are made active. These signals are loaded into the FIFO-Rx via the MIDI clock filter and address hunter and are accessible from the host CPU.

### 3.1.4. Operation of transmitter and receiver

The communication rate, communication mode (communication format) and wiring of the transmitter and receiver are set by means of registers R24, R25, R44 and R45. Register operations are prohibited when the transmitter and/or receiver are in operation. Fig. 3.5 shows the function of each register.

• TxRx (R44 - b6) - WRITE -

If 1 is set to the TxRx, the input to the RxD terminal is unconditionally sent to the TxD terminal.

• TxD/F (R44 - b5), RxD/F (R24 - b5) - WRITE -

If 0 is already set to the TxD/F, the transmitter serial output signal is sent to the TxD terminal as long as 1 is not set to the TxRx. At this time the serial input signal to the FSK modulator is the CLICK counter output signal to the CLICK terminal, and modulation is conducted at a rate of 1200bps (CLKF/512). If 1 is set to the TxD/F, then the transmitter serial output signal becomes the serial input signal to the FSK modulator, and modulation is performed at the transmitter's communication rate. As long as 1 is not set to the TxRx the output at the TxD terminal has the H level. If 0 is already set to the RxD/F, the input signal to the RxD terminal is used as the receiver input signal. At this time the FSK demodulator performs demodulation at a modulation rate of 1200 bps (CLKF/512), and its serial output signal is sent to the SYNC detector. If 1 is sent to the RxD/F, the FSK demodulator serial output signal becomes the receiver input, and the FSK demodulator conducts its operation at the communication rate of the receiver.

•  $R44 - b4 \sim b0, R24 - b4 \sim b0$  - WRITE -

According to the values set to these bits the communication rate of the transmitter and receiver is determined. By changing the input frequency to the CLKM and CLKF terminals the communication rate of the  $110 \times 2^n$  series, etc., can be realized. However, this alternation has an effect on the internal timers, SYNC and CLICK output pulse width and the active sense function.

R24 RRR	W Rx communication rate		
R×D/F	select Receiver input connection	0 : R×D	1 : FSK demodulator
	communication rate	00xxx : CLKM/16	$(31250 \text{ bps}) = \text{ inhibited while } R \times D/F = 1$
		01××× : CLKM/32	(15625 bps) inhibited while R×D/F = 1
		10××× : CLKF /32	
	CLKF = 614.4 KHz )	11000 : CLKF /64	( 9600 bps)
		11001 : CLKF/128	(4800 bps)
		11010 : CLKF /256	( 2400 bps)
		11011 : CLKF /512	( 1200 bps)
		11100 : CLKF /1024	( 600 bps)
		11101 : CLKF / 2048	( 300 bps)
		11110 : CLKF /4096	( 150 bps)
		11111 : CLKF /8192	( 75 bps)
R25 RMR	¥ Rx communication mode	<b></b>	
R×CL	select data bit length	0 : 8 bit	1 : 7 bit
RxPE	enable parity-bit check	0 : disable	1 : enable
R×PL	select parity-bit length	0 : 1 bit	1 : 4 bit
R×E/0	select parity-bit polarity	0 : even	bbo: 1
RxSL	select stop-bit length	0 : 1 bit	1 : 2 bit
R×ST	select stoo-bit tupe in 2 bit length	HH O	H

$\sim$
~ ~
-
<b>C</b>
0
~
చ
7
Ē
5
- 2
0
is) comm
8
Ē
్ల
၈
5
9
-
ons f
č
2
-
്
<b>C</b>
3
~
-
÷
ົ
- جمع
- Ö
မ
$\propto$
S
•
N)
دە
5
-
Ū,
1

R44 TRR	ZR	W Tx communication rate	
b7			
b6 Tx	TxRx	select TxD connection	0 : transmitter 1 : R×D
b5 Tx	T× n/F	select transmitter output connection	0 : TxD 1 : FSK modulator
<b>b4</b>		cornrnunication rate	00xxx : CLKM/16 (31250 bps) inhibited while TxD/F = 1
∽Qq		( in Ct KM = 0.5 MHz	$01 \times x \times : CLKM/32$ (15625 bps) inhibited while $T \times D/F = 1$
2	-		Ŭ
		ULKF = 614.4 KHz	$\sim$
			11001 : CLKF / 128 ( 4800 bps)
			CLKF / 256 (
			: CLKF /512 (
			CLKF/1024 (
			11101 : CLKF /2048 ( 300 bps)
			$\sim$
			11111 : CLKF / 8192 ( 75 bps)
R45 TMR	٦R	W Tx communication mode	
b7			
b6			
b5 T×	T×CL	select data-bit length	0 : 8 bit 1 : 7 bit
b4 T×	T×PE	enable parity-bit generation	0 : disable 1 : enable
b3 T×	T×PL	select parity-bit length	0 : 1 bit 1 : 4 bit
b2 Tx	T×E/0	select parity-bit polarity	0 : even 1 : odd
b1 Tx	T×SL	select stop-bit length	0:1 bit 1:2 bit
b0 T×ST	(ST	select stop-bit type in 2 bit length	0 : HH 1 : LH

'unctions for serial communication (2)
s for serial
r functions
5 Register
Figure 3.5

- TxCL (R25 b5), RxCL (R25 b5) WRITE -Determines the data bit length of the communication message.
- TxPE (R45 b4), RxPE (R25 b4) WRITE Determines whether parity is used or not.
- TxPL (R45 b3), RxPL (R25 b3) WRITE Determines the parity bit length.
   For the seven-bit data length one-bit parity is used, irrespective of the setting of this bit.
- TxE/O (R45 b2), RxE/O (R25 b2) WRITE Determines the parity bit polarity.
- TxSL (R45 b1), RxSL (R25 b1) WRITE Determines the stop bit length.
- TxST (R45 b1), RxST (R25 b1) WRITE Determines the type of stop bit. If, for a stop bit length of 2, 0 is set to this bit, 2 bits of mark (H level) is treated as stop bits; if 1 is set instead stop bits consists of one bit of space (L level) and one bit of mark. When a stop bit length is 1 setting of this bit is invalid.
- 3.1.5. Effects of the initial clear Refer to sections 3.3 & 3.4.

### 3.2 Magnetic tape interface (FSK modulation)

# 3.2.1. Modulation method

Fig. 3.6 shows the serial data and the FSK-modulated signal used in the YM3523.

As can be seen from this figure, the FSK-modulated signal is produced by replacing marks (1s) and spaces (0s) in the serial data with two square waves and one square wave, respectively. When this signal is recorded and then reproduced by an audio cassette tape recorder, etc., distortions arise locally or wholly in the duty ratio and the communication rate; however, performing demodulation in synchronization with one- or two-wave signal can cope with these distortions.

### 3.2.2. Modulation procedure

When the modulation operation is acknowledged by the host CPU, the FSK modulator receives at the prescribed transfer rate the transmitter serial output signal or the SYNC output signal of the SYNC controller, modulates this signal and sends the modulated signal to the TxF terminal. In this case, the modulation rate for the transmitter serial output equals to the transmitter communication rate, while a modulation rate of 1200 bps is employed for the SYNC output signal. The CLKM communication rates of 1/16th and 1/32nd of the input frequency cannot be used.


### 3.2.3. Demodulation procedure

When the demodulation operation is acknowledged by the host CPU, the FSK demodulator demodulates the FSK-modulated signal which is input to the RxF terminal, and sends the serial signal to the receiver or the SYNC detector. If the serial data is to be sent to the receiver, the demodulation rate is determined by the communication rate set by the receiver. In this case, as described later, a clock signal is sent from the demodulator to the receiver each time one bit is demodulated, and the receiver samples the actual serial data using this clock. The CLKM communication rates (1/16th and 1/32nd of the input frequency) cannot be employed.

A demodulation rate of 1200 bps is used in the case of sending the serial data to the SYNC detector.

The operation of the FSK demodulator is described using Fig. 3.7. The internal communication clock – either 16 times the receiver communication rate or 16 times 1200 bps – is first produced. The input signal to the RxF terminal is read in synchronization with this clock, and its rising edge is detected. The first rising edge detected is regarded as the start timing for one bit, and the internal communication clock counter is set to 1. If the next rising edge is detected before the count of 13th clock, the serial output is set to the H level in synchronization with the 13th clock; if not detected it is set to the L level. The DSF (demodulated status flag) in the R64 (FSK status register) is set accordingly. At the same time, a clock signal is sent to the receiver to indicate the completion of one bit demodulation.

If more than one input signal rising edge is detected before the 13th clock, the CFF (carry first flag) in the R64 is set. Also, when the next input signal positive edge cannot be detected before the 21st clock, the CSF (carry slow flag) of the R64 is set. The 21st clock is regarded as the start timing for a temporary bit and the internal communication clock counter is set to 1. Then the serial output is set to the L level in synchronization with the 13th clock, and at the same time a clock is sent to the receiver. At the 21st clock the counter is again set to 1. This cycle is repeated



until the input signal positive edge is detected. When the positive edge is finally detected usual one bit process described above restarts. Although the serial output in the case of a temporary bit is treated as the L level within the demodulator, and the DSF of the R26 has the L level, the serial signal being sent to the receiver and the SYNC detector has the H level.

Fig. 3.8 illustrates the manner in which the phase alignment of the FSK-modulated signal is accomplished by the FSK demodulator. When demodulation starts from the serial signal mark (two wave-modulated signal = H level), it tends to be  $180^{\circ}$  out-of-phase, as shown in Fig. 3.8 (1) & (2). As is apparent from the figure, there is a possibility for one bit of space (one wave-modulated signal = L level) to be overlooked.


The polarity (H and L levels) inversion can be applied to the input signal from the RxF terminal to the demodulator. The positive or negative polarity can be specified from the host CPU, or according to the result from the internal polarity detection circuit the automatic polarity follow-up system functions.

The operation of this polarity detection circuit is described using Fig. 3.9. The input signal at the RxF terminal is loaded into the 12-bit shift register according to the internal communication clock. Then the data are extracted from the register in synchronization with the 1st, 5th, 6th, 7th, 8th and 12th clocks (counting from the oldest data stage of the register). If the data synchronized with the 5th and 6th clocks only have different values from other data, the data before the 6th clock are considered mark (two wave modulation), while the data after the 7th clock are regarded as space (one wave modulation). If the space start position is known the direction of the input signal change at the start corresponds to the positive direction.

In Fig. 3.9 three types of input signals, each with a slightly different communication rate from the others, are given as an example. Polarity decision will be made for the input signal whose phase is opposite to that of the three input signals shown.

In the automatic polarity follow-up conducted according to the detected polarity the phase alignment is made in accordance with the timing of the mark-to-space transition detected during the polarity detection, and the internal communication clock counter is set to 1.

In the case of the automatic polarity decision the requirements for the input signal duty ratio are considerably strict. To prevent the dropout of bits in phase alignment it is desirable that the recorded data header portion have a mixture of marks and spaces and that use be made of the algorithm that the polarity is fixed after repeated decisions.





3.2.4. Operation of the FSK modulator and demodulator

The operation of the FSK modulator and demodulator is controlled by the register R65. The status of the FSK demodulator is set in the register R64, and can be read out at any time. Fig. 3.10 shows the function of each register.

• RxFS(R64 - b7) - READ -

Status flag that indicates the input level at the RxF terminal.

- SS (R64 b6) READ Status flag that indicates the result of demodulation.
   A temporary bit (see section 3.2.3.), when demodulated, is treated as space (L level).
- CSF (R64 b5) READ -

If the RxF input signal positive edge cannot be detected for a period equal to 21 clocks by the internal communication clock or 21/16th of a bit counting from the start of any one bit, 1 is set. This flag denotes that a signal with the communication rate slower than the prescribed demodulation rate may be input.

• CFF (R64 - b4) - READ -

If more than one positive edge from the RxF input signal is detected during the period equal to 12 clocks by the internal communication clock or 12/16th of a bit counting from the start of any one bit, 1 is set. This flag indicates that a signal with the communication rate faster than the prescribed demodulation rate may be input.

- PS (R64 b1) READ -The detection result of the R x F input signal polarity is set in this status flag.
- PDF (R65 b0) READ -This flag is set when the polarity detection is made.
- ME (R65 b7) WRITE -If 1 is already written the FSK modulator operates; if 0 is written its operation stops.
- CFC (R65 b4) WRITE -If 1 is written 0 is set in the CSF and CFF.
- DE (R65 b3) WRITE -If 1 is already written the FSK demodulator operates; if 0 is written its operation stops.

0,10	R F5K Status		
XXIO	KXP pin status	0 :L level	1 : H level
SS	demodulated serial signal status	0 : space ( L )	1 : mark ( H )
CSF	carrier slow detected flag	+ . G	1 : carrier slow detected
CFF	carrier fast detected flag	-: 0	1 : carrier fast detected
PS	polarity status	G : positive	i : negative
PDF	polarity detected flag	- : 0	1 : polarity detected
R65 FCR	₩   FSK control		
ME	enable Modulator	0 : disable	1 : enable
CFC	clear carrier S/F detected flag	write 1 to clear flag	
DE	enable Demodulator	0 : disable	i : enable
APD	disable auto polarity detector	0 : enable	1 : disable
P/N	set polarity by manual	0 : positive	1 : negative
PDFC	clear polarity detected flag	write 1 to clear flag	

Figure 3.10 Register functions for FSK Modulator/Demodulator	
Re	
Figure 3.10	

• APD (R65 – b2) – WRITE –

If 0 is already written the automatic polarity follow-up function operates. If 1 is written, the input polarity is determined according to the subsequent P/N bit (see below) and demodulation is performed.

- P/N (R65 b1) WRITE Sets the input polarity when the automatic polarity follow-up function is not used.
- PDFC (R65 b0) WRITE -If 1 is written 0 is set in the PDF.
- 3.2.5. Effects of the initial clear Refer to section 3.3 & 3.4.

# 3.3 Functions related to transmitting

### 3.3.1 FIFO-ITx and FIFO-Tx

The FIFO-ITx is a 4-byte transmitting buffer intended exclusively for the MIDI system realtime messages (F8)h ~ (FE)h. For details, refer to section 4.1: "MIDI clock controller and related functions".

The FIFO-Tx is a general-purpose 16-byte transmitting buffer. If data is set in this buffer from the host CPU, the data will be sent to the transmitter in the set order. The flag showing the FIFO is not full and the flag showing the empty FIFO condition can be read out from the host CPU. If the FIFO-Tx becomes empty because of the read-out by the transmitter an interrupt signal will be sent to the IRQ controller.

The transmitter gives priority to the data (if present) of the FIFO-ITx; therefore, the data in this buffer will first be read out and transmitted.

#### 3.3.2. Idle detector

Detects the long absence of transmit operation.

If there is no transmission for approximately 80msec (equal to the time of six counts of the signal obtained by dividing the input clock at the CLKF terminal by  $2^{13}$ : if CLKF = 614.4KHz, then clock interval = 13.4msec, time = 66.7 - 80.1msec), the flag is set, and the active sense message (FE)h is set in the FIFO-ITx if already acknowledged by the host CPU. The same operation will be repeated every sixth counts. For the acknowledgment of the setting of the (FE)h in the FIFO-ITx, see section 4.1: "MIDI clock controller and related functions".

# 3.3.3. Transmitter and FSK modulator

Refer to section 3.1 for the transmitter, and section 3.2 for the FSK modulator.

An auxiliary function of the transmitter is the BREAK character transmit function. If instructed by the host CPU the transmitter goes to the L level and will maintain that level until released. In this case the internal transmit operation of the transmitter continues without interruption.

#### 3.3.4. Register operation

The transmission-related functions are controlled by the registers R54, R55 and R56. Fig. 3.11 shows the function of each register.

- TxEMP (R54 b7) READ -Status flag that indicates the FIFO-Tx is empty.
- TxRDY(R54 b6) READ -

Status flag that indicates the FIFO-Tx is not full and hence data can be set. If this flag is 0, additional data, if sent to FIFO-Tx, will be lost.

	0 : data exist 1 : empty	0 :FIFO-Tx full 1 : ready		0 : 1 : Tx idle detected		0 : idle 1 : busy		write 1 to clear FIFO-Tx & FIFO-ITx		0 :- 1 : set Tx output signal as L level	write 1 to clear flag		0 : disable 1 : enable		8 bit data	
R FIFO-T× status	b7 TxEMP FIFO-Tx empty flag	b6 TxRDY FIFO-Tx ready flag		Tx idle detected flag		Transmitter busy flag	W FIFO-Tx control	clear FIFO-Tx & FIFO-IT×		enable send break	TxIDLC clear Tx idle flag		enable Transmitter	₩ Fif0-T× data	set data to FIFO-T×	
R54 TSR	b7 TxEMP	bE T×RDY	b5 b3	b2 T×IDL	P1	b0 T×BSY	R55 TCR	b7 TxC	b6 54	b3 BRKE	b2 TxIDLC	b1	b0 T×E	R56 TDR	67 ∳0	

Figure 3.11 Register functions for Transmitter

• TxIDL (R54 - b2) - READ -

This flag is set each time non-transmit condition of approximately 80 msec (when CLKF = 614.4KHz) is detected by the idle detector.

- TxBSY (R54 b0) READ -Status flag that indicates the transmitter is in transmit operation.
- TxC (R55 b7) WRITE -Clears the contents of the FIFO-ITx and FIFO-Tx. The IRQ is not generated.
- BRKE (R55 b3) WRITE If 1 is written the transmitter serial output goes to the L level and stays there until 0 has been written. The transmitter internal operation continues during the L level period.
- TxLDLC (R55 b2) WRITE -Clears the TxIDL flag.
- TxE (R55 b0) WRITE -Enables the transmitter operation. When its operation is inhibited by writing 0 a character now under transmission will be transmitted completely. Read-out of a new character from the FIFO-Tx and FIFO-ITx is inhibited.
- R56 b7 ~ b0 WRITE -Data written into this register is set in the FIFO-Tx.
- 3.3.5. Note on IRQ

If the FIFO-Tx becomes empty because of the read-out by the transmitter an interrupt signal is sent to the IRQ controller. This signal is cleared by the operation on the IRQ controller or if the TxEMP flag becomes zero.

# 3.3.6. Effects of initial clear

The initial clear of the hardware and software will cause the following operations to be made:

- The TxD and TxF terminal outputs go to the H level and the L level, respectively.
- The operation of the transmitter and FSK modulator is stopped and initialized.
- Idle counter starts its count from zero.
- Zeros are written into the registers.
- All flags other than the status flags are cleared.

### 3.4 Functions related to receiving

## 3.4.1. FIFO-Rx

The FIFO-Rx is a receiving buffer of 10 bits x 128 words. Fig. 3.12 illustrates its configuration.

When the receiver receives one character of message the 8-bit data and the 2-bit error flag are set in the FIFO-Rx. If the data is read out by the host CPU the data in the FIFO-Rx is automatically forwarded. The error flag associated with the data to be read next can be read out by the status register RST (R34).

In the 4-bit length parity mode if any error is detected one word consisting of the 4-bit parity error flag 6 zeros is set in the FIFO-Rx following the 8-bit data plus 2-bit error flag.

The flag indicating that the FIFO has the data to be read out and the flag indicating that the FIFO under the full condition is provided with new data (i.e., overflow condition) can be read out by the host CPU. If the FIFO goes into the overflow state, the flag is set and at the same time the second oldest data (one word) is lost, the data that follows is forwarded and the latest data is set. Because of this, when the host CPU detects the framing error, parity error and overrun error, one word of data is abandoned, thereby guaranteeing the data thereafter.

If new data is set in the empty FIFO an interrupt signal is sent to the IRQ controller.

### 3.4.2. Break detector

Detector circuit for the BREAK condition.

When the receiver input signal has the L level for the period of two characters according to the reception mode and rate currently set, the flat is set and an interrupt signal is sent to the IRQ controller. The interrupt cannot be used at the same time with that from the off-line detector (see below).

### 3.4.3. Off-line detector

Detects the long absence of receive operation. If there is no parallel data output from the receiver for approximately 300msec (equal to the time of 24 counts of the signal obtained by dividing the input clock at the CLKF terminal by  $2^{13}$  : if CLKF = 614.4KHz, then clock interval = 13.4msec, time = 308.2 - 321.6msec), the flag is set and an interrupt signal is sent to the IRQ controller. The interrupt cannot be used at the same time with that from the break detector (see above).

# 3.4.4. MIDI clock filter

Circuit to eliminate the MIDI clock message (F8)h from the received data. If this flag is enabled by the host CPU, the setting of data in the FIFO-Rx is inhibited only when the (F8)h is received without error.




Figure 3.12 FIFO-Rx structure

# 3.4.5. Address hunter

Circuit to eliminate the special format data train referred to as the MIDI system exclusive message. If enabled, by the host CPU, the setting of the unnecessary system exclusive message data received without error into the FIFO-Rx is inhibited.

For details, see section 4.4 "Address hunter".

# 3.4.6. Receiver and FSK demodulator

See section 3.1 for the receiver, and section 3.2 for the FSK demodulator.

3.4.7. Register operations

Transmission-related functions are controlled by the registers R34 and R35. Refer to section 4.4 for address hunter controls.

- RxRDY (R34 b7) READ -Status flag that shows the FIFO-Rx has the data to be read out.
- RxOV (R34 b6) READ -Flag that shows the overflow has occurred in the FIFO-Rx.
- RxF (R34 b5) READ -Framing error flag for the next data to be read out.
- BRK (R34 b3) READ -Flag that indicates the BREAK condition has been detected.

	1 : data ready	1 : overflow detected	1 : framing error detected	1 : parity error detected	1 : break detected	1 : off-line detected	1 : Address-hunter busy	1 : Receiver busy					1 : enable			1 : enable	1 : enable			
	0 : empty	-: 0	-: 0	-: 0	-: 0	-: 0	0 : Address-hunter idle	0 : Receiver Idle		write 1 to clear FIFO-Rx	write 1 to clear flag		0 : disable	write I ti clear fiag	write 1 to clear flag.	0 : disable	0 : disable		8 bit data	
R FIFO-R× status	FIFO-Rx ready flag	FIFD-Rx overflow detected flag	framing error flag	parity error flag	break detected flag	off-line detected flag	Address-hunter busy flag	Receiver busy flag	₩ FIFO-R× control	clear FIFO-Rx	clear overflow detected flag		enable MIDI-clock Filter	clear break detected flag	clear off-line detected flag	enable Address-hunter	enable Receiver	R FIFO-RX data	get data from FIFO-R×	& increment FIFO-Rx
R34 RSR	b7 R×RDY	b6 R×0V	b5 RxF	b4 RxP	b3 BRK	b2 R×OL	b1 AHBSY	b0 R×BSY	R35 RCR	b7 RxC	b6 Rx0VC	b5	b4 FLTE	b3 BLKC	b2 R×OLC	b1 AHE	b0 R×E	R36 RDR	þ7	bÔ

Figure 3.13 Register functions for Receiver
Figure 3.13

- RxOL (R34 b2) READ -Flag that indicates the off-line condition has been detected.
- AHBSY (R34 b1) READ -Status flag that shows the operating address hunter detects the MIDI system exclusive message and is processing it.
- RxBSY (R34 b0) READ -Status flag that shows the receiver receives the serial data and is converting this data to the parallel equivalent.
- RxC (R35 b7) WRITE -Clears the contents of the FIFO-Rx.
- RxOVC (R35 b6) WRITE Clears the RxOL flag.
- FLTE (R35 b4) WRITE -Enables the operation of the MIDI clock filter.
- BLKC (R35 b3) WRITE Clears the BLK flag.
- RxOLC (R35 b2) WRITE -Clears the RxOL flag.
- AHE (R35 b1) Enables the operation of the address hunter.
- RxE (R35 b0) Enables the operation of the receiver.
- R36 b7 ~ b0 Reads the first (oldest) data of the FIFO-Rx. The data in the FIFO is automatically forwarded when the read-out is performed.

# 3.4.8. Note on IRQ

If the empty FIFO-Rx receives the parallel data from the receiver, an interrupt signal is sent to the IRQ controller. This interrupt is cleared by operating upon the IRQ controller, or when the FIFO-Rx becomes empty by the read-out of data.

The interrupt signal from the break detector and the off-line detector to the IRQ controller reflects the contents of the BRK and RxOL flags. This signal is cleared by operating upon the IRQ controller, or cleared simultaneously if the BRK and RxOL flags are cleared. Conversely, the operation of the IRQ controller causes the BRK and RxOL flags to be cleared.

The simultaneous use of both IRQs from the host CPU is impossible.

# 3.4.9. Effects of the initial clear

The initial clear of the hardware and software will cause the following operations to be made:

- The operation of the receiver and FSK demodulator is stopped and both are initialized.
- The count of the break detector and off-line detector starts at zero.
- Registers are written with zeros.
- Flags other than status flags are cleared.

# 4. MIDI SERVICE FUNCTIONS

### 4.1 MIDI clock controller and related functions

#### 4.1.1. Purpose of the MIDI clock controller

The MIDI system real-time message includes the clock message (MIDI clock) used for synchronized performance of a plurality of instruments (e.g., sequencer and rhythm machine), the start message, the stop message and the continue (continuous start) message. The MIDI clock is transmitted every 1/24th of a quarter note (ninety-sixth note) and each instrument measures the time based upon this clock for the performance.

The MIDI clock controller of the YM3523 is provided to attain the following purposes with respect to the messages: attain the following purposes with respect to the messages:

- Automatic control of the counters and SYNC output circuits synchronized with the reception of the clock message and the tape SYNC signal, or the clock message transmission.
- The speedup of the CPU response to the reception of the system real-time message.
- The priority transmission of the system real-time message and automatic transmission of some of the system real-time message.
- The generation of the internal MIDI clock triggered by the reception of the clock message, the tape SYNC signal, the internal timer, or by the host CPU operation, and subsequent IRQ generation.
- The concurrent control of the counters, the output circuit and the message transmission, all of which synchronized with the internal MIDI clock.
- The guarantee of the process sequence of the clock message and other system real-time messages when the reception of the clock message is used as a trigger for the internal MIDI clock.

#### 4.1.2. SYNC detector

Functional module that detects the SYNC signal from the tape SYNC input signal and supplies this detected signal as one of the MIDI clock sources.

When zero is already set in the register R25-b5 (Receiver input controller) and the input signal to the RxD terminal is already fed to the receiver, this module operates using the serial output of the FSK demodulator as its input. If, during operation, the module detects the positive edge of its input level, the FIFO-IRx is informed of the generation of the MIDI clock. Since the FSK demodulator operates at a fixed demodulation rate of 1200 bps this positive edge detection is equivalent to the detection of the timing of the RxD terminal input signal variation from 1200 Hz to 2400Hz. If the transfer rate error is detected the serial output signal of the FSK demodulator is set to the H level; thus, at the instant that the input signal is disconnected from the RxD terminal there is the possibility of the MIDI clock generation.




Figure 4.1 structure of FIFO-IRx

## 4.1.3. MIDI clock timer

An exclusive timer - one of the internal MIDI clock sources.

A pulse with an interval of eight  $\mu$ sec is counted by the 14-bit counter. This pulse signal is produced by dividing the CLKM by four or eight, depending upon the setting of the register R66-b1 (CLKM frequency select). Since the count is made only once every 16 TCLK, the 16 TCLK becomes the unit of count in case the 4 TCLKM or 8 TCLKM in longer than the 16 TCLK.

When the counter reaches a count of zero reloading of the count value is performed. With the timing of the loading or reloading of the count value the FIFO-IRx is informed of the MIDI clock generation.

If a value of less than or equal to one is loaded into the counter its operation is not guaranteed.

# 4.1.4. MIDI message detector

Functional block that monitors the reception data of the receiver and supplies the reception of the clock message (F8)h as one of the internal MIDI clock sources, and detects the reception of (F9)h  $\sim$  (FD)h in the system real-time messages (F9)h to (FF)h.

Message detection is performed only for the data received normally, that is, received without parity and framing errors, etc. The detection results will be sent to the FIFO-IRx.

### 4.1.5. FIFO-IRx

4-byte FIFO that is provided to guarantee the process sequence of the internal MIDI clock – especially that is generated on the basis of the reception of the clock message (F8)h by the receiver – and the system real-time messages (F9)h to (FD)h.

The clock message (F8)h is set in this FIFO by the MIDI clock generation signal from one of the following blocks (which is selected by the host CPU): the SYNC detector, the MIDI clock timer and the MIDI message detector. Also, if the MIDI message detector enabled by the host CPU detects the reception of the other system real-time messages (F9)h  $\sim$  (FD)h, the detected message is set in the FIFO. If new data is tried to be set in this FIFO which is already full of 4-byte data, the new data will be lost.

The oldest data stored in the FIFO can be read out by the host CPU. Unlike the usual FIFO, the read-out of the oldest data is performed without extracting it. Its extraction is made by the other operation of the host CPU. If the oldest data becomes the clock message (F8)h, it is automatically extracted, and the internal MIDI clock signal is sent to the MIDI message distributor. With this automatic process of the MIDI clock is done, and also of the MIDI clock that is processing other system real-time messages received is suspended.

When the FIFO's oldest data becomes the clock message (F8)h, an interrupt signal called the MIDI clock detect is sent to the IRQ controller; or when the oldest data becomes other system real-time messages (F9)h  $\sim$  (FD)h, an interrupt signal called the MIDI real-time message detect is sent to the IRQ controller.

# 4.1.6. MIDI message distributor

Distributor for the internal MIDI clock and other system real-time messages.

The counters and output circuits that receive the messages (FA)h, (FB)h and (FC)h perform the necessary operation, that is, start, stop and initialization, according to the meanings of the messages (start, stop and continue). The messages that are sent to the FIFO-ITx are transmitted by the transmitter.

According to the signal from the FIFO-IRx or the register operation by the host CPU (register operation is selectable from the host CPU), the internal MIDI clock is sent simultaneously to the FIFO-ITx, sequencer, CLICK counter and SYNC controller. Other real-time messages are sent to one or more designated functional blocks throught the register operation by the host CPU.

#### 4.1.7. FIFO-ITx

4-byte transmitting buffer intended exclusively for the system real-time messages (F8)h  $\sim$  (FE)h.

The messages (F8)h  $\sim$  (FE)h sent from the MIDI message distributor or the idle detector (see section 3.3) are extracted and transmitted on a single byte basis while the transmitter is enabled.

The setting of the clock message (F8)h and active sense message (FE)h is enabled/disabled through the register operation by the host CPU. For the other system real-time messages (F9)h  $\sim$  (FD)h the FIFO-ITx only can be removed from designation by operating the MIDI message distributor. Therefore, the operation of the FIFO-ITx can be fully controlled from the host CPU.

### 4.1.8. Register operations

Registers R86 and R87 control the MIDI clock timer, and registers R14 through R17, control other MIDI clock controller-related functions.

Fig. 4.2 shows the function of each register.

# • $R87 - b5 \sim R86 - b0 - WRITE -$

Sets the load value for the MIDI clock timer. The MIDI clock timer "down-counts" the value set in the internal counter every unit of time. When a count of zero is reached the value set in this register is reloaded in the counter. At the time of reloading the MIDI clock generation signal is sent to the FIFO-IRx.

For the unit of time, 1/4th or 1/8th of the CLKM, which is dependent upon the setting of the R66 - b1 (CLKM frequency select) and is 8  $\mu$ sec for the preset CLKM, or 1/16th of the CLK will be selected and whichever is longer is taken.

The value set in the register can settle as the reload value when data is written into R87. The reload value during the writing into R86 and R87 is equal to the value before R86 is rewritten. This prevents loading irregular values during the change of the reload value setting.

• LD (R87 – b7) – WRITE –

If 1 is written into this bit reloading will be performed within 32 TCLK, regardless of the present count value of the MIDI clock timer. The MIDI clock generation signal is also sent to the FIFO-IRx.

- \* In the case of the repeated access to the registers R86 and R87 it is necessary that the same register be accessed with the interval equal to 16 TCLK plus 8 TCLKM.
- ASE (R14 b5) WRITE -Setting of the active sense message (FE)h from the idle detector in the FIFO-ITx is enabled/ disabled.
- MCE (R14 b4) WRITE -Setting of the clock message (F8)h from the MIDI message distributor in the FIFO-ITx is enabled/disabled.
- CDE (R14 b3) WRITE -Setting of the system real-time messages (F9)h ~ (FD)h from the MIDI message detector in the FIFO-IRx is enabled/disabled.
- MCDS (R14 b2) WRITE -Determines whether the generation of the internal MIDI clock is performed by the internal MIDI clock from the FIFO-IRx or by the operation of the register R15 by the host CPU.
- MCFS (R14 b1 ~ b0) WRITE -Determines where the request comes from for setting the clock message (F8)h in the FIFO-IRx: the MIDI message detector, SYNC detector or MIDI clock timer.
- R15 b7 ~ b3 WRITE -Designates the destinations (blocks) to which messages (F9)h ~ (FD)h are to be sent. The clock message (F8)h is always sent to all blocks.
- $R15 b2 \sim b0$  WRITE -

If this register is written, the message comprising its three bits plus five bits of 1s are sent to the blocks designated by  $b7 \sim b3$ . The MIDI clock (F8)h, however, is sent to all blocks. This MIDI clock (F8)h is sent with the timing of register write or with the timing of the internal MIDI clock sent from the FIFO-Rx, depending upon the condition of the MCDS (R14 - b2).

 R16 - b7 ~ b0 - READ -Reads the oldest data from the FIFO-IRx. The data read is not lost. (00)h has been set in this register when the FIFO is empty.

R86 MTRL	W MIDI-clock Timer value (L)	
b7 50 b0	lower 8 bit data	data (unit : 8 msec. IRQ occurs when data is loaded . )
R87 MTRH W	W MIDI-clock Timer value (H)	
P-7 LD	imediate load request	write 1 to load value (data is loaded while 32TCLK passed.)
b6		
55 50	higher 6 bit data	data ( unit : 8 × 256 msec. )
* 16T	<ul> <li>* count unit is ;</li> <li>4TCLKM in R66-b1=0(CLKM=0.5MHz), 4TCLKM&gt;16TCLK</li> <li>8TCLKM in R66-b1=1(CLKM=1.0MHz), 8TCLKM&gt;16TCLK</li> <li>16TCLK</li> <li>* 16TCLK is needed to access any register of R84~R87 continuously ,</li> </ul>	, 4TCLKM>16TCLK , 8TCLKM>16TCLK , 8TCLKM>16TCLK iister of R84~R87 continuously ,

except for accessing R84 then R85 , or R86 then R87 . \*(00.0000.0000.0000)b or (00.0000.0000.0001)b is inhibited .

Figure 4.2 (1) Register functions for MIDI-clock Timer

	ble I : enable ble I : enable		J-IRx 1 : user	00 : (inhibited)	11 : ITIUT message betector 10 : SYNC Detector	11 : MIDI-clock Timer		x	SYNC Controller	bunter	Flay-back Counter	Recording Counter	000 : (FB)h - clock	001 : (F9)h 010 - (F4)h - etset	011 : (FB)h - stop	100 (FC)h - continue		(inhibited) (inhibited)		FifO-IR× data ( 0 is set while empty )			write 1 to increment FIFO-IRx	continuously
W I'IDI real-time message control	enable auto active-sence (FE)h output 0: disable	ion	select 111D1-clock for distributor 0 : FifO-IR×	select MiDI-clock for FiFO-lifx	10 S : 01	11 : MI	W Pribl real-time message request	terget block of message FIFO-IT×	write 1 to send message , but clock SYNC Co	(FB)h is always sent to all blocks . Click Counter	Play-ba	Recordi	contents of message 000 : (F		011:(f	100 : (F	101 : (6		R FIFO-1K× Jata	FIFO-IR× data	W FIFO-IKx control		FIFO-IRx increment clock write 1	* 16TCLK is needed to access any register of R14~R17 continuously
R14 DMR b7 b6	b5 ASE	1	<b>b2</b> MCDS	b1 MCFS	2		RI5 DCR	b7 T×	DE SYRC	b5 CC	b4 PC	b3 RC	þ2	P.O.					R16 DSR	67 60	RI7 DHR	274	PO CLK	+ 161

Figure 4.2 (2) Register functions for MIDI-clock Controller

• CLK (R7 – b0) – WRITE –

If 1 is written into this bit an increment clock is sent to the FIFO-IRx, causing the oldest data to be lost.

\* In the case of successive access to registers R14 through R17, inclusive, an interval of 16TCLK is necessary between each access.

# 4.1.9. Note on IRQ

If the receiver receives the system real-time messages (F9)h ~ (FD)h without parity and framing errors, this data is set in the FIFO-IRx via the MIDI message detector. If the FIFO-IRx has been empty the messages (F9)h ~ (FD)h can be regarded as its oldest data and hence the MIDI message detect interrupt is sent to the IRQ controller. This interrupt signal can be cleared only by the IRQ controller, independent of the increment of the FIFO-IRx. (If the IRQ is cleared the FIFO-IRx is not incremented and vice versa.) When, after the IRQ is cleared, the FIFO-IRx is incremented to cause its oldest data to become the (F9)h ~ (FD)h, an interrupt signal is sent to the IRQ controller.

According to the register setting by the host CPU, when the receiver receives the clock message (F8)h without error, the SYNC detector detects the SYNC signal of the tape SYNC input to the RxF terminal, or the MIDI clock timer detects the elapse of the prescribed time, the (F8)h is set in the FIFO-IRx. And, if the FIFO-IRx has been empty its oldest data can be considered the (F8)h and hence the MIDI clock detect interrupt signal is sent to the IRQ controller. At the same time the FIFO-IRx is incremented and becomes empty again. If the (F8)h is set in the FIFO-IRx under no empty condition the FIFO-IRx is incremented until the oldest data becomes the (F8)h and an interrupt signal is issued.

The simultaneous use of the MIDI clock detect interrupt and the CLICK counter interrupt is inhibited.

4.1.10. Effects of the initial

The initial clear of the hardware and software will cause the following operations to be made:

- Registers are written with zeros.
- FIFO-IRx is cleared.
- Interrupt signals are cleared.
- The value of the MIDI clock timer is not guaranteed.

#### 4.2 Sequencer

# 4.2.1. Purpose of the sequencer

The two counters in the sequencer, the recording counter and the playback counter, are provided, as their names imply, to record and reproduce the MIDI information, etc. The record and reproduce (playback) here mean that the generation of a series of events is recorded with respect to timing and is reproduced without destroying the relative time relationship.

The two counters operate in synchronization with the internal MIDI clock; however, since the accuracy of the MIDI clock depends upon the ninety-sixth note, there is a tendency for the accuracy to become somewhat lower at very fast temps. To cope with this situation the MIDI clock interpolator is provided in which the count clock is generated at every 1/n-th point of the interval between any two successive internal MIDI clocks, thereby improving accuracy.

#### 4.2.2. MIDI clock interpolator

The MIDI clock interpolator measures the generation interval of the internal MIDI clock originated from the MIDI message distributor, generates its count clock at 1/n-th of the measured interval and provides the recording and playback counters with the count clock generated. The integer(n) is referred to as the interpolation rate (Fig. 4.3 (a)).

The count clock generation interval is determined by counting the interval obtained by dividing the unit clock (CLK divided by 16), which equals to the interval between any MIDI clock and the next MIDI clock, by the interpolation rate. The resultant interval is further used until the next MIDI clock is reached. At the same time, the next count clock generation interval is measured. Therefore, if the MIDI clock generation interval varies or if the interpolation rate is changed, the count clock generation interval can follow this variation with a lag of one MIDI clock. In order to maintain the number of count clocks between the MIDI clocks the count clock generation higher than the interpolation rate is inhibited. Also, if the next MIDI clock generates before the interpolation rate is reached, a series of count clocks will generate to make up for a deficiency (Fig. 4.3 (b), (c)).

The recording and playback counters start and stop their operations according to the start (FA)h, stop (FB)h and continue (FC)h messages. If, however, the start and stop of the count is simply performed using the count clock described above, some problem is encountered. At the second and third stages in Fig. 4.3 (d) are given the count clocks with interpolation rates of 1 and 3, based upon the above procedure. Under the generating condition of the MIDI clock and the control messages as shown at the first stage, the count clock indicated with a circle is to be count. Then, the measured times interpolated using two interpolation rates are 2 for 2nd stage, 7/3 for 3rd stage, respectively during the first start-stop period and 2 for 2nd stage, 4/3 for 3rd stage, respectively during the next continue-stop period. This implies that if instruments with different interpolation rates are synchronized for recording and reproduction, repeated start/stop operation could bring poor synchronization. To cope with this, the start and stop of the count clock generation is done on the basis of the MIDI clock unit in accordance with each control message. And a function is added in which if the control message of stop (FB)h is sent count clocks are generated in a lump that are to be generated before the next MIDI clock. With this technique the counted value is fixed at the interpolation rate times the MIDI clock, thereby maintaining synchronization (Fig. 4.3 (d) - fourth stage). The control messages of start, stop and continue can be independently sent to the recording and playback counters; thus, the MIDI clock interpolator provides its count clock output separately to each counter, permitting independent operation.




Figure 4.3 Interpolation of MIDI-clock

### 4.2.3. Recording counter.

8-bit read-only counter.

When the start message (FA)h is received the count value is set to 0, and the value increases one by one with the count clock from the MIDI clock interpolator. If the count clock is received at the count value of (FF)h the count value becomes 0, sending an interrupt signal to the IRQ controller.

This counter, as a real-time clock on the basis of the MIDI clock, is intended for time management such as for event recording, with its higher-order digits supplemented by software.

If the count carry is made by the IRQ and the count value is read out with the IRQ of the host CPU masked, the count value could become zero immediately after masking the IRQ. This raises the possibility of time recognition by pre-carry higher-order digits plus post-carry lower-order digits.

Also, the count value could become zero immediately after its read-out and the carry of the higher-order digits could be made before time recognition, raising the possibility of a pre-carry/lower order-post-carry/higher order combination. For this reason caution should be used for the host CPU process algorithm.

#### 4.2.4. Playback counter

15-bit programmable subtracting-counter. A 16-bit (including one sign bit) arrangement internally. This counter has the function that the host CPU-designated value can be added to the count value. If the count value becomes zero or negative an interrupt signal is issued to the IRQ controller. If the start message (FA)h is received the count value is set to zero. Also, the register operation by the host CPU can cause this count value to become zero. If the count value zero-setting and addition are simultaneously performed, the zero-setting operation precedes the addition.

In the case of the reproduction of the generation of a series of events recorded on a relative time basis, an event is processed by the IRQ from this counter, then the time elapsed to the next event is added to the count value. The count proceeds with negative value; thus, even if the first event takes time in processing the time elapsed to the next event is not changed.

### 4.2.5. Register operations

Registers R74 through R77, inclusive, control each function of the sequencer. Fig. 4.4 shows the function of each register.

- R74 b7 ~ b0 READ -Reads the present count value of the recording counter.
- R76 b7 ~ b0 and R77 b6 ~ b0 READ -The 15-bit value set in this register is added to the count value of the playback counter through the operation of ADD (R75 - b5).
- ADD (R75 b5) WRITE -If 1 is set to this bit the 15-bit value set in the R66 - R67 is added to the count value of the playback counter.

	data			write 1 to add	write 1 to clear	data (0000)b is inhibited		date			data	
R Recording counter current value	current yalue	W Interpolator control		Play-back Counter addition request	Play-back Counter clear request	interpolation rate	'#' Play-back Counter value (H)	lower B bit data to add	¥   Flay-back Counter value (H)		higher 7 bit data to add	
R74 SRR	50 60	R75 SCR	₽ ₽ ₽	b5 ADD	b4 CLR	63 50	R76 SPRL	b7 50	R77 SPRH	b7	\$~Q	

ł	•
	5
l	S.
l	2
	2
l	÷.
1	5
l	0
Į	2
	87
Ļ	~
	f R74
1	<u>8</u>
	~
L	5
l	÷.
ł	5
Í.	ىتە
L	-
l	Ĕ
ł	to access any register o
ł	Ň
l	ö
I	ĕ
l	2
	5
L	đ,
	ų.
ł	ē
ł	.⊻
Į	ICLK is neede
I	ರ
1	1
l	÷
I	¥

\* 16TCLK is needed to access any register except for accessing R76 then R77 .

Figure 4.4 Register functions for Sequencer

- CLR (R75 b4) WRITE -If 1 is set to this bit 0 is set to the count value of the playback counter.
- R75 63 ~ b0 WRITE Sets the interpolation rate of the MIDI clock interpolator.
- \* In the case of the successive access to registers R74 through R77, inclusive, an interval of 16 TCLK is required between each access. This interval is not required when an access is first made to R76, then to R77.

# 4.2.6. Note on the IRQ

When the recording counter value changes from (FF)h to (00)h, an interrupt signal is sent to the IRQ controller. This signal is always cleared by the IRQ controller.

When the playback counter value is zero or negative an interrupt signal is sent to the IRQ controller. This signal is cleared by the IRQ controller only when the count value is positive.

# 4.2.7. Effects of the initial clear

The initial clear of the hardware and software will cause the following operations to be made:

- The values of the recording and playback counters become zero.
- Registers are written with zeros.
- The interpolation rate of the MIDI clock interpolator is not guaranteed.

#### 4.3 SYNC controller and CLICK counter

## 4.3.1. SYNC controller

When the MIDI clock distributor generates the internal MIDI clock the output at the SYNC terminal is held at the H-level for 2 msec (equals to TCLKM  $\times 2^{10}$  or TCLKM  $\times 2^{11}$  depending upon the contents of the R66-b1: CLKM frequency select). If the internal MIDI clock is again generated at the prescribed time the output is set to the L-level after re-measuring the 2-msec period.

The operation of the SYNC controller is conducted from the receipt of the start (FA)h or continue (FC)h message from the MIDI clock distributor to the receipt of the stop (FB)h message.

This SYNC output signal is utilized as the input signal to the FSK modulator when the transmitter output is available at the TxD terminal. The TxF terminal can output the tape SYNC signal.

### 4.3.2. CLICK counter

7-bit internal MIDI clock counter provided to know the timing corresponding to the note value of a quarter note, etc., from the MIDI clock that indicates the note value of a ninety-sixth note. When this counter reaches a count of zero the count value is reloaded, an interrupt signal is sent to the IRQ controller and the output level at the CLICK terminal is held at the H-level for 2 msec (equals to TCLKM x  $2^{10}$  or TCLKM x  $2^{11}$  depending on the contents of the R66-b1: CLKM frequency select). If the count value again reaches zero when the output is still at the H-level, this output is set to the L-level after the remeasurement of 2 msec.

The counting operation is conducted from the receipt of the start (FA)h or continue (FC)h message from the MIDI clock distributor to the receipt of the stop (FB)h message. At the first MIDI clock after the receipt of the start (FA)h message the reloading of the count value, the output of the CLICK pulse and the generation of an interrupt signal. When the counter is loaded with a value by the host CPU operation the output of the CLICK pulse and the generation of an interrupt signal is performed. In this case the interrupt signal can be cleared after the elapse of 32 TCLKM from the writing of the value.

#### 4.3.3. Register operations

Registers R66 and R67 control the operation of the SYNC controller and the CLICK counter. Fig. 4.5 shows the function of each register.

### • CLKM (R66 – b1) – WRITE –

Sets the frequency of the input clock at the CLKM pin. According to this setting, the count number of the CLKM, which determines the output pulse width at the SYNC and CLICK terminals, and the CLKM dividing ratio by which the count clock for the MIDI clock timer and general-purpose timer is produced are determined.

• OUTE (R66 - b0) - WRITE -The pulse output to the CLICK terminal is enabled/disabled.

- LD (R67 b7) WRITE
  - If 1 is written into this bit the simultaneously-written value b6 b0 is loaded into the CLICK counter, providing the output of the CLICK pulse and the generation of an interrupt signal. The writing of 1 into this bit is inhibited when the value is 1.
- R67 b6 ~ b0 WRITE -Sets the count value for the CLICK counter load and reload. The operation is not guaranteed when 0 is written.
- \* Repeated access to register R67 requires an interval of 16 TCLK between each access.

R66 CCR	¥ Click Counter control		
b7			
b2			
P1 CLKM	select CLKM frequency	0:0.5 MHz 1:1	1 : 1.0 MHz
bO OUTE	enable CL ICK output	0 : always L level 1 : c	: click pulse enable
R67 CDR	W Click Counter value		
P7 LD	imediate load request	write 1 to load imediately	
9q 9q	interval count data	7 bit data	

\* 16TCLK is needed to access R67 continuously .

Figure 4.5 Register functions for SYNC Controller & Click Counter

#### 4.4 Address hunter

#### 4.4.1. System exclusive message

In the MIDI specification the system exclusive message for mass data transfer with unspecified formats is defined. Fig. 4.6 illustrates the message format. The (F0)h and the succeeding arbitrary-length data (00)h  $\sim$  (7F)h compose one system exclusive message. The system real-time messages (F8)h  $\sim$  (FF)h are sometime inserted into this message.

One byte next to the (F0)h is called the manufacturers ID code which is a registration code for a manufacturer using the MIDI standard. The MIDI-related equipment must accept only the system exclusive message using the ID code of a manufacturer who produced that equipment, and the mass data transfer using the manufacturer exclusive format can be made.

The manufacturer ID code is followed by a one-byte code tentatively called the device ID code which in the MIDI specification is intended for arbitrary data. If a certain manufacturer is producing several types of equipment in compliance with the MIDI. Each type is provided with an exclusive ID code. This device ID code is defined assuming the case in which only necessary or receivable information is to be processed.

#### 4.4.2 Address hunter functions

When receiving the aforementioned system exclusive message the address hunter checks the manufacturer ID code and, if necessary, the device ID code, and prevents unnecessary data from being loaded into the FIFO-Rx for the purpose of reducing the host CPU processing.

Usually, the data received by the receiver is set in the FIFO-Rx via the MIDI clock filter and the address hunter. If the address hunter is enabled, and the (F0)h data is sent from the receiver to the address hunter, the BUSY flag is first set and this data is evacuated without being set in the FIFO-Rx. Next, when the data (00)h ~ (7F)h is received this is also evacuated (not set in the FIFO-Rx) as it is the manufacturer ID code. In case the operation mode requires the device ID code checking additional one-byte data (99)h ~ (7F)h is also evacuated. Upon completion of the evacuation of the necessary ID code(s) comparison is started between the necessary ID code and the registered one (pre-stored in the register by the host CPU).

If accorded, the evacuated (F0)h and ID code(s) are set in the FIFO-Rx. This completes internally the operation of the address hunter and all data thereafter are set in the FIFO-Rx. The BUSY flag still remains set.

If not accorded, the evacuated (F0)h and the ID code(s) and following data received while BUSY flag is set are abandoned without being set in the FIFO-Rx.

If the data (80)h ~ (F7)h is received when the BUSY flag is being set, the flag is cleared and the data received is set in the FIFO-Rx. However, if the data is (F0)h the process is repeated by first setting the BUSY flag.

The data (F8)h  $\sim$  (FF)h is regarded as the insertion of the system real-time message and always set to the FIFO-Rx. The data with the generation of parity and framing errors are all set in the FIFO-Rx and are not subject to the ID check and the start/stop check for the system exclusive message. These data received during the period from the normal (F0)h reception to the ID code check replace the evacuated data in order in the FIFO-Rx.




Figure 4.6 Format of System Exclusive message

# 4.4.3. Register operations

Registers R26 and R27 set the operation mode of the address hunter. Fig. 4.7 shows the function of each register. Since registers R34 and R35 also have the operation control bit for the address hunter, and hence described again.

- IDCL (R27 b7) WRITE -Determines whether the device ID code is to be checked.
- R26 b6 ~ b0 WRITE -Registers the manufacturer ID code.
- BRDE (R27 b7) WRITE -If 1 is set to this bit the (7F)h can be regarded as the device ID code in addition to the registered ID code, and the data that follows is set in the FIFO-Rx.
- R27 b6 ~ b0 WRITE -Registers the device ID code.
- AHBSY (R34 b1) READ -The BUSY flag for the address hunter.
- AHE (R35 b1) WRITE -The operation of the address hunter is enabled/disabled.

R26 AMR	R26 AMR W Address-hunter control (1)		
b7 IDCL	b7 IDCL select ID code length	0 : maker-ID only 1 : maker-ID & device-ID	0-
9q 9q	define maker-ID code	7 bit maker-iD code	
R27 ADR	R27 ADR 🕆 Åddress-hunter control (2)		
b7 BRDE	b7 BRDE enable broadcast	O : disable 1 : enable	
97-Q	define device-ID code	7 bit device-ID code	

Figure 4.7 Register Functions for Address-hunter

# 4.4.4. Effects of the initial clear

The initial clear of the hardware and software will cause the following operations to be made:

- Registers are written with zeros
- BUSY flag is reset.

# 4.5 Utilization for other than MIDI services

The functional blocks provided for the MIDI service can be utilized for systems not related to the MIDI, such as given below.

### • Addition of a general-purpose timer

The MIDI clock detect interrupt can simply be used as a timer interrupt by specifying the MIDI clock timer as the internal MIDI clock source.

### • Long interval pulse output circuit

A 2-msec width pulse output is available at a fixed time interval at the SYNC and CLICK terminals by specifying the MIDI clock timer as the internal MIDI clock source and sending the start message (FA)h to the SYNC controller and the CLICK counter.

Also, using the mode in which the internal MIDI clock is generated by the host CPU operation a pulse output circuits is realized which automatically provides 2-msec width pulses by a single access.

# • Use of the address hunter

The address hunter could be used for specifications other than the MIDI by altering the format.

# • Real-time clock

The real-time clock can readily be implemented by operating the recording counter, with the MIDI clock timer used as the internal clock source.

### High-speed timer

Using the playback counter makes possible to a certain extent the processing of short interval which software cannot cope with.

# 5. OTHER FUNCTIONS

## 5.1 General-purpose timer

# 5.1.1. Function

Independent 14-bit timer

A pulse signal with an interval of 8msec, which depending upon the R66-b1 (CLKM frequency select) is 1/4-th or 1/8-th of the CLKM, is counted with a 14-bit counter. Since the count is made only once every 16 TCLK, if 16 TCLK is longer than 4 TCLKM or 8 TCLKM the count unit is 16 TCLK.

When the counter reaches zero the reloading of the count value is performed and an interrupt signal is sent to the IRQ controller. With only the count value loading there is no generation of an interrupt signal.

If a value 0 or 1 is loaded into the counter its operation is not guaranteed.

### 5.1.2. Register operations

Registers R84 and R85 control the general-purpose timer. Fig. 5.1 shows the function of each register.

R85-b5 ~ R84-b0 - WRITE Sets the counter load value. With the standard CLKM input 8µsec is the unit.

## • LD (R85-b7) – WRITE –

If 1 is set to this bit loading of the counter is made regardless of the present count value. No interrupt signal is generated.

\* For the registers R84 and R85, if repeated access to the same register is necessary the interval between each access should be 16 TCLK plus 8 TCLKM.

## 5.1.3. Effects of the initial clear

The initial clear of the hardware and software will cause the following operation to be made:

• Registers are written with zeros; thus, the generation timing of an interrupt signal is not guaranteed.

	data ( unit : 8 msec. IRQ occurs when count becomes 0 . )		write 1 to load value		data ( unit : 8 × 256 msec. )		data (unit : 8 msec. IRQ occurs when data is loaded . )			write 1 to load value (data is loaded while 32TCLK passed.)		data ( unit : 8 x 256 msec. )	4TCLKM>16TCLK BTCLKM>16TCLK ster of R84~R87 continuously , en R87 . 31)b is inhibited .	
W General Timer value (L)	lower B bit data	W General Timer value (H)	imediate load request		higher 6 bit data	W [ MIDI-clock Timer value (L)	lower B bit data		W   MIDI-clock Timer value (H)	imediate load request		higher 6 bit data	<pre>* count unit is ;</pre>	
R84 GTRL	67 60	R85 GTRH	b7 LD	b6	ه5 60	R86 MTRL	67 b0		₹	b7 LD	b6	b5 b0	* count * 161C ***********************************	

Figure 5.1 Register functions for General Timer

# 5.2 I/O Controller

## 5.2.1. Functions

Controls the input/output of the eight I/O ports  $P0 \sim P7$ .

The input and output direction of each I/O port can be independently set. The port set as the input has a high impedance state; while the port set as the output has the H- or L-level, depending upon the output data set in the register.

The level at each I/O port terminal can be read into from the host CPU.

5.2.2. Register operations

Registers R94 through R96, control the I/O controller. Fig. 5.2 shows the function of each register.

- R94-b7 ~ b0 WRITE -Sets the input and output direction of each I/O port.
- R95-b7 ~ b0 WRITE -Output data for each I/O port is written.
- R96-b7 ~ b0 READ -Level at each I/O port terminal is read out.
- 5.2.2. Effects of the initial clear The initial clear of the hardware and software will cause the following operation to be made:
- Registers are written with zeros; thus, all I/O ports become high-impedance input ports.

	0 : input 1 : output		t 0 :L level 1 : H level		0 :L level 1 : H level
W External I/O direction	direction of earch 1/0 port	W External 1/0 output data	output request of earch 1/0 port	R External 1/0 input data	pin level of earch 1/0 port
R94 EDR	60 50	R95 EOR	60 51	R96 EIR	م 14 14

Figure 5.2 Register functions for External 1/0 Controller

# 5.3 IRQ Controller

## 5.3.1. Functions

Receives ten kinds of interrupt signals from each functional block and controls the IRQ terminal output, the IRQ vector output and the release of interrupt signals.

The offline detector and the break detector have alternative interrupt signals; the interrupt signal from the CLICK counter and the MIDI clock detect interrupt signal are also alternative. These alternative interrupts and other interrupts are processed in the form of eight-level interrupts. The setting condition at each interrupt level, the clearing condition other than the operation of R03 and the effect of the R03 operation are given in Fig. 5.3.

IRQ level	Setting condition	Clear condition	Clear influence
IRQ-7 General Timer	When the timer reaches a count of zero.		
IRQ-6 FIFO-Tx empty	When the FIFO-Tx be- comes empty through the data extraction by the transmitter.	When the FIFO-Tx is load with data.	
IRQ-5 FIFO-Rx ready	When the empty FIFO- Rx is loaded with data.	When the FIFO-Rx becomes empty.	
IRQ-4 (1) Off-line detect	When the reception is not made for 300msec.	When 1 is written into RxOLC (R35-b2).	RxOL (R34-b2) is cleared.

\* In addition, each IRQ is cleared by initial clear and by writing a value of 1 into the corresponding bit of R03.

Figure 5.3(a) Setting conditions, clearing conditions, clearing influence of each IRQ.

IRQ level	Setting condition	Clear condition	Clear influence
IRQ-4 (2) Break detect	When the receiver serial input is at the L-level for two-character period.	When 1 is written into the BRKC (R35-b3).	BRK (R34-b3) is cleared.
IRQ-3 Recording Counter	When the count value of the recording counter is zero.		
IRQ-2 Play-back Counter	When the count value of the playback counter is zero or negative.		
IRQ-1 (1) Click Counter	When its count value reaches zero in the case of being selected as the factor of the IRQ-1.		
IRQ-1 (2) MIDI-clock detect	When the oldest data of the FIFO-IRx becomes the (F8)h in the case of being selected as the factor of the IRQ-1.		
IRQ-0 MIDI real-time message detect	When the oldest data of the FIFO-IRx becomes the (F9)h $\sim$ (FD)h.		

\* In addition, each IRQ is cleared by initial clear and by writing a value of 1 into the corresponding bit of R03.

Figure 5.3(b) Setting conditions, clearing conditions, clearing influence of each IRQ.

#### 5.3.2. Register operations

The IRQ controller is controlled by registers R00, R02, R03, R04, R05 and R06. Fig. 5.4 shows the function of each register.

• R00 - WRITE -

IRQ vectors are already set which will be sent to  $D7 \sim D0$  during the vector read. Like the other registers its contents can be read out by the host CPU. Thus, if the host CPU has no IRQ vector processing function the use of this register can eliminate the need for polling in the IRQ processing.

Of the interrupt signals enabled and active at present, the highest priority interrupt signal determines  $b4 \sim b1$ . If the enabled interrupt signals are not active, (1000)b is set. The vector offset values set in the R04 determine  $b7 \sim b5$ , and b0 is always zero.

# • R02 - READ -

The state of the interrupt signal at each level is already set.

• R03 - WRITE -

Clears the interrupt signal at each level independently.

The interrupt signals from the offline detector and the break detector, which are at the same level, are both cleared by this register. However, the interrupt signal from the CLICK counter and the MIDI clock detect interrupt signal from the FIFO-Rx, which are also at the same level, are subject to selection, i.e., only the presently selected signal is cleared. If the other interrupt is selected the status changes.

### • $R04-b7 \sim b5$ - WRITE -

Specifies the values  $b7 \sim b5$  of the IRQ vectors.

• C/T (R05-b3) – WRITE –

Selects between the interrupt signal from the CLICK counter and the MIDI clock detect interrupt signal from the FIFO-IRx. Since two flip-flops are used to retain the status of the interrupt signal separately, change of selection may bring status change.

```
• O/B (R05-b2) - WRITE -
```

Selects between the interrupt signal from the break detector and that from the offline detector. Since a signal flip-flop is used to retain the interrupt signal status, status remains unchanged if change of selection is made.

• VE (R05-b1) - WRITE -The IRQ vector output is enabled/disabled. • VM (R05-b0) - WRITE -

If 0 is already written this register satisfies the IRQ vector output request only if its own IRQ output is active; if 1 is already written the register always provide the output of the IRQ vector.

•  $R06-b7 \sim b0$  - WRITE -

The internal interrupt signal at each level is enabled/disabled. The IRQ output becomes active only when the enabled-level interrupt signal is issued. The RIQ vector is set according to the enabled interrupt signal which is active at present.

ROO IVR	R IRQ vector	
67 65	IRQ vector offset	same to RO4-b7~b5
64 5 1	IRQ vector appairs according to the active, highest priority , and enabled IRQ . priority : IRQ-7 > IRQ-6 >	<ul> <li>0000 : IRQ-0 MIDI real-time message detected (F9~FD)</li> <li>0001 : IRQ-1 Click Counter / MIDI-clock detected</li> <li>0010 : IRQ-2 Play-back counter</li> <li>0011 : IRQ-3 Recording counter</li> <li>0111 : IRQ-5 FIFO-Rx ready</li> <li>0110 : IRQ-6 FIFO-Tx empty</li> <li>0111 : IRQ-7 General Timer</li> <li>1000 : coursed by external requests (other than MCS itself)</li> </ul>
09		siways 0
RO2 ISR	R RQ status	
b7	IRQ status	IRQ-7 General Timer
<b>b</b> 6	0 : inactive	IRQ-6 FIFO-Tx empty
Þ5	1 : active	IRQ-5 FIFO-R× ready
<b>b4</b>		IRQ-4 Off-line detected / Break detected
b3		IRD-3 Recording Counter
<b>b</b> 2		IRQ-2 Play-back Counter
b1		IRQ-1 Click Counter / MIDI-clock detected
09		IRQ-0 MIDI real-time message detected (F9~FD)
R03 ICR	W IRD clear request	
b7	IRQ clear request	IRQ-7 General Timer
b6	write I to clear earch IRQ	IRQ-6 FIFO-Tx empty
b5		IRQ-5 FIFO-Rx ready
b4		IRD-4 Off-line detected / Break detected
b3	_	IRQ-3 Recording Counter
b2		IRQ-2 Play-back Counter
<u>٩</u>		IRQ-1 Click Counter / MIDI-clock detected
09		IRQ-0 MIDI real-time message detected (F9~FD)

~
1
•
-
-
0
Ň
نب
ö
പ്
$\sim$
~
ur.
L
0
0
-
က
ĉ
õ
· <u> </u>
-
S
Ē
5
1
-
5
e
2
3
· —
0
e
Ω.
**
×.
ഗ
<b>u</b> )
e a
1
-
δ
- <b>-</b>
<u>ــــ</u>

 $\sim$ 

	IRQ vector offset for R00-b7~b5				0 : Click Counter 1 : MIDI-clock detected	0 : Off-line detected 1 : Break detected	0 : disable 1 : enable	0 : while own IRQ pin active 1 : always			IRQ-7 General Timer	IRQ-6 FIFO-T× ernpty	IRQ-5 FIFO-R× ready	IRQ-4 Off-line detected / Break detected	IRQ-3 Recording Counter	IRQ-2 Play-back Counter	IRD-1 Click Counter / MIDI-clock detected	IRQ-0 MIDI real-time message detected (F9~FD)
W IRQ vector offset request	IRQ vector offset		W   IRQ mode control		select IRQ-1 source	select IRQ-4 source	enable vector output	select vector output timing	• H	🖌 🛛 IRQ enable request	IRQ enable request	0 : IRQ-n disable	1 : IRQ-n enable	to activate IRQ pin and to set	IRQ vector .			
R04 IOR	67 55	ы́4 b0	RO5 IMR	b4 b4	b3 C/T	b2 0/B	b1 VE	PO VM		R06 IER	P7	Þ6	b5	b4	b3	b2	61	09

Figure 5.4 Register functions for IRQ Controller (2)

#### 5.4 System control

#### 5.4.1. Initial clear

The YM3523 initial clear (reset) is started by bringing the input at the  $\overline{IC}$  terminal to the Llevel or by writing a value of 1 to the bit 7 of the register R01. Because the initial clear operation is completed after a maximum of 32 TCLK it is necessary that returning the  $\overline{IC}$  terminal input to the L-level or writing a value of 0 to the R01-b7 be made after that period.

The contents of the initial clear operation are included in the description of each functional block. They are summarized in the following:

- Registers other than the R01 are written with zeros.
- Registers that clear flags and IRQs are written with ones.
- The MIDI message distributor sends the stop message (FB)h to each functional block.
- The count values of counters and timers become zeros.
- The reload values of counters and timers become zeros and their operations are not guaranteed.
- Transmitter and receiver stop their receive/transmit operation and are in the operation inhibit state.
- FSK-modulator and -demodulators stop modulation and demodulation and are in the operation inhibit state.
- The timing counters of the offline, break and idle detectors are initialized.

#### 5.4.2. Register group number designation

The registers of the YM3523 are each designated by their address numbers and group numbers. For register access the address numbers are designated by the input level at the terminals  $A2 \sim A0$ , but the group numbers must be pre-written into the R01-b3 ~ b0.

The group numbers, once written, are valid until they are re-written. The registers with the same group number and the registers  $R00 \sim R03$  can be successively accessed without the group number re-designation. (Registers  $R00 \sim R03$  can be accessed with only their address numbers, regardless of group numbers.)

#### 5.4.3. Register operations

4

Fig. 5.5 shows the function of the register R01.

#### • IC (R01-b7) – WRITE –

The YM3523 is initial cleared by first writing a value of 1, and after the elapse of 32 TCLK, writing a value of 0.

• R01-b3 ~ b0 - WRITE -Designates the register group numbers.

Figure 5.5 Register functions for the system control

	write 1 , wait 32TCLK , write 0 to reset system		register-group number
R01 RGR 🖌 system control	b7 IC initial clear request		register-group number
R01 RGR	b7 IC	54 ₽4	b0 50

#### 6. INTERFACES

## 6.1 Clock interface

#### 6.1.1. CLK: System clock

As the system clock a clock frequency of not more than 4MHz should be provided. Since only the minimum setup times for the H and L levels and the maximum transfer time between the two levels are required, an exact 50% duty factor is not required. A CPU with a 2MHz clock rate can be used with the YM3523 by utilizing the CPU's 4MHz signal generated within the circuit for producing the exact duty factor of the CPU clock.

#### 6.1.2. CLKM and CLKF: Communication rate generating clock

These signals are sampled on the rising edge of the system clock (CLK). Thus, if the frequency exactly 1/2-nd of the CLK is employed it must be synchronized with the CLK. If an asynchronous signal is provided to the CLK the setup time for the H and L levels should be selected to exceed one cycle of the CLK to ensure sampling.

#### 6.2 CPU interface

 6.2.1. Register read/write Register read/write is performed by means of terminals D0 ~ D7, A0 ~ A2, CS, WR and RD.

D0 ~ D7	:	Three-state data bus
A0 ~ A2	:	Designates the register address number
CS	:	Chip select signal to the YM3523
RD	:	Read request signal
WR	:	Write request signal

In the interior of the YM3523  $\overline{CS}$  is OR'ed with  $\overline{RD}$  or  $\overline{WR}$ , and  $\overline{CS \cdot RD}$  and  $\overline{CS \cdot WR}$  signals activate its operation. Thus, the timing of  $\overline{CS}$  and  $\overline{RD}$  or of  $\overline{CS}$  and  $\overline{WR}$  can be freely decided. Since A0 ~ A2 must be setup before  $\overline{CS \cdot RD}$  or  $\overline{CS \cdot WR}$ , the timing is important if a CPU with the control lines such as R/W is used.

The read/write operation is performed in accordance with the system clock CLK of the YM3523; thus, the WAIT circuit, etc., must be used to ensure timing when the CPU clock and the CLK are asynchronous.

## 6.2.2. IRQ

The  $\overline{IRQ}$  pin has an open drain output and the wried OR circuit can be configured using a few peripheral LSIs.

When the  $\overline{VR}$  pin is made active, the contents of the register R00 (as an IRQ vector) are output to D0 ~ D7. According to the setting of the internal registers (R05, R06), they are output to D0 ~ D7 either regardless of  $\overline{IRQ}$  status, or while only  $\overline{IRQ}$  terminal is active. Orals according to the setting of the internal registers, the D0 ~ D7 may remain at the high impedance state.

#### 6.2.3. IC

The YM3523 is initialized by holding the input to the  $\overline{\text{IC}}$  pin at the L level for 32 TCLK or more.

## 6.3 Transmit/receive interface

.

Since terminals TxD, TxF, RxD and RxF are set for interface at the TTL level, an appropriate circuit is required to provide interface to the level of the MIDI, RS232C and audio line.

## **ELECTRICAL CHARACTERISTICS**

Absolute maximum ratings

Power supply voltage	-0.3 - +7.0	v
Input voltage	-0.3 - V DD + 0.5	v
Operating ambient temperature	- 25 - 85	°C
Storage temperature	- 50 - 125	°C

Recommended usage conditions

Item	Symbol	Min	Standard	Max	Unit
Power supply volta Operating ambient temperature	nge VDD Top	4.75 0	5.0	5.25 70	v °C

## Electrical characteristics

## (A) D C characteristics

(Input terminal)

Item	Symbol & Condition	Min	Standar	d Max	Unit
Low level input voltage	VIL	-0.3		0.8	v
High level output voltag	e V	2.0	-	U DD + 0.5	V
Input leakage current	$I \sqcup I V I = 0 \sim 5 V$ (Except for the pins with pull-up registers)		_	10	μA
Pull-up register	$ \frac{Ru}{TESTO} \sim \overline{TEST2}, \overline{IC} $	100		1000	KΩ

.

Item	Symbol & Condition	Min	Standard	Max	Unit
Low level output voltage	VOL I OL = $2 \text{ m A}$ ( PO ~ P7, DO~D7, $\overline{1RQ}$ )	V SS	_	0.4	v
Low level output voltage	$V \cup I \cup I = 1 m A$ (Output terminals other than)	V SS	-	0.1	V
High level output voltage	$ \begin{array}{c} (shown above \\ V 0H & I 0H = -1 \text{ m A} \\ (Except for IRQ) \end{array} $	4.0	_	V DD	V
Output leakage current	$I OL V I = 0 \sim 5 V$	_		10	μA

## (Output terminal)

## (Power supply terminal)

Item	Symbol	Condition	Min	Standard	Max	Unit
Power supply current	I DP	V 00 = 5 V	_	6	10	mA

## (Capacitance)

Item	Symbol	Condition	Min	Standard	Max	Unit
Input capacitance	СI	$f = 1 MH_2$			10	рF
Output load capacitance	CL1	$P0 \sim P7, D0 \sim D7, \overline{1R0}$			100	рF
	CL2	Output terminals other than shown above			50	pF

## (B) AC characteristics

## (CLK input)

Symbol	Item	Min	Max	Unit
тсс	CLK Cycle time	250	2500	n sec
ТНС	CLK H level setup time	100	-	n sec
TLC	CLK L level setup time	100		n sec
T RC	CLK Build up time	<b>-</b>	20	n sec
T FC	CLK Release time		20	n sec

(CLK input and output pins) (CLICK, SYNC, TxF, TxD, IRQ)

Symbol	Item	Min	Max	Unit
T DCC	CLK-CLKI Delay time	_	50	n sec
T DOC	CLK-output change over delay time		100	n sec

Symbol	Item	MIN	MAX	Unit
T SAW	Address setup time	20	_	n sec
T HAW	Address hold time	20	_	n sec
T WW	CS · WR Pulse width	100	_	n see
T SDW	Data setup time	50	_	n see
T HDW	Data hold time	20		n sec

(Register read-out)

Symbol	Item	MIN	MAX	Unit
T SAR	Address setup time	20	_	n sec
T HAR	Address hold time	20	_	n sec
T SRC	CS · WR Setup time *	0	-	n sec
T HRC	CS · WR Hold time*	150		n sec
T ADC	Data access time*	_	150	n sec
T HDR	Data hold time	5	_	n sec

\*: Time to the CLK

(IRQ vector read-out)

Symbol	Item	MIN	MAX	Unit
T SVC	VR Setup time*	0	_	n sec
T HVC	VR Hold time*	150	-	n sec
T ADC Data access time*		_	150	n sec
T HDV	Data hold time	5	_	n sec

\*: Time corresponding to the CLK

## (I/O port output)

Symbol	Item	MIN	MAX	Unit
T SCW	Clock setup time	70	_	n sec
T SWC	CS · WR Setup time	0	-	n sec
T APC	I/O port hold time	100	-	n sec

(I/O port input)

Symbol	Item	MIN	MAX	Unit
T SCR	Clock setup time	70	<u></u>	n sec
T SRC $\overline{\text{CS} \cdot \text{RD}}$ setup time		0		n sec
T SPC I/O port setup time		0	-	n sec
T HPC	I/O port hold time	100	_	n sec


Terminal input (CLKM, CLKF, R x D, R x F,  $\overline{IC}$ )

Symbol	Item	MIN	MAX	Unit
T SIC	Input signal setup time	0	_	n sec
T HIC	Input signal hold time	70	-	n sec


(Note 1) : Perfect operation of the  $\overline{\text{IC}}$  requires sampling on the L level 32 times.

(Note 2) : At least one sampling is made if the setup period for the L-or H-level is T CLK or more.


# O CLK input, CLKI output and other output pins




## ○ Register write




O Register, vector read-out




# ○ I/O port output





# O I/O port input



# O Internal input (CLKM, CLKF, R x D, R x F, IC)








# Appendix A. Pin Configuration

VDD	1	$\bigcirc$	40	CLK
R×D	2		39	CLKI
R×F	3		38	TEST-2
CLKM	4		37	<u> </u>
CLKF	5		36	ĪRQ
TxD	6		35	VR
TxF	7		34	RD
SYNC	8		33	WR
CLICK	9		32	<del>CS</del>
TEST-0	10		31	<b>A</b> 2
TEST-1	11		30	A1
P7	12		29	AO
P6	13		28	D7
P5	14		27	De
P4	15		26	D5
P3	16		25	D4
P2	17		24	D3
P1	18		23	D2
PO	19		22	DI
Vss	20		21	DO



Appendix C. Reg	sister Map
-----------------	------------

register	R/Y	content	67	b6	65	64	b3	62	61	ьо
ROD IVR	R.	IRQ vector	ſ			IRQ vecto	or			
RO1 RGR	¥	system control	IC		$\Pi\Pi$	ΠΠ	reg	gister gro		tr
RO2 ISR	R	IRQ status	iRQ status			15				
RO3 ICR	¥	IRQ clear request	IRO clear request							
RO4 IOR	Y	IRQ vector offset request	IRQ	vector of	Tset	V///	$\overline{\Pi}$	$\square$	1111	
ROS IMR	¥	IRQ mode control	<u> []]</u>	$\overline{\Pi}$	$\Pi$	7777	C/T	0/8	VE	٧M
ROG IER	V V	IRD enable request				IRQ enab	ie			
R14 OMR	¥	MIDi realtime message control	(///	$\overline{\Pi}$	ASE	MCE	CDE	MCDS	M	CFS .
R15 DCR	¥	MIDI realtime message request	Tx	SYNC	СС	PC	RC	content	of mess	age
R16 DSR	R	FIFO-IR× data				FIFO-IR×	data			
R17 DNR	¥	FIFO-IRx control								CLK
R24 RRR	Y	Rx communication rate	<u> </u>	1111	R×D/F		Rx comm	nunication	arate	
R25 RMR	¥	Rx communication mode	<i>\///</i>	1111.	RxCL	RxPE	RXPL	Rx£/0	R×SL	RxST
R26 AMR	¥	Address-hunter control	IDCL			maker 10	code			
R27 ADR	¥	Address-Inditer control	BRDE			device ID	code			
R34 RSR	R	FIFO-Rx status	RxRDY	RxOV	RxF	R×P	BRK	R×OL	AHBSY	Rx8SY
R35 RCR	¥	FIFO-R× control	RxC	RXUVC		FLTE	BRKC	RXULC	AHE	R×E
R36 RDR	R	FIFO-Rx data	FIFO-Rx data							
R44 TRR	¥	Tx communication rate	VIII	T×R×	T×D/F		Tx comm	nunication	rate	
R45' TMR	¥	Tx communication mode		$\Pi$	TxCL	TxPE	TXPL	T×E/O	TxSL	TxST
R54 TSR	R	FIFO-Tx status	TXEMP	TXRDY	7///	TITI	1111	TXIDL	(]]]	TxBSY
R55 TCR	¥	FIFO-Tx control	TxC	<u> </u>		1111	BLKE	TXIDLC	[]]]]	TxE
RS6 TDR	¥	FIFO-Tx data				FIFO-TX	data			
R64 FSR	R	FSK status	RxFS	SS	CSF	CFF	V///	$\Pi$	PS	PDF
R65 FCR	¥	FSK control	ME		1111	CFC	DE	APD	P/N	PDFC
R66 CCR	¥	Click counter control	<u> </u>	1111	////	7///	<u>////</u>	////	CLKM	OUTE
R67 CDR	¥	Click counter load value	LD			7 bil dat	a to load			
R74 SRR	R	Recording counter current value				8 bit dat	a of ourr	ent value		
R75 SCR	¥	Sequencer control		1111	ADD	CLR	4 6	it interpo	lation rai	le
R76 SPRL	×					lower 8 l	bit data t	o add		
R77 SPRH	¥	Play-back counter value	<u>VIII</u>			higher 7	bit data l	bbe of		
R94 GTRL	¥	C				lower 8	bit data t	o load		
R85 GTRH	¥	General timer value	LD higher 5 bit data to load							
R86 MTRL	¥	MiDi-alaak timar yalua				lower 8	bit data t	o load		
R87 MTRH	¥	MIDI-clock timer value	LD	VIII.	i	higher 6	bit data (	to load		
R94 EDR	¥	External I/O direction	1			direction	of earch	1/O port		
R95 EOR	¥	External I/O output data				output re	quest for	r 1/0 por	l	
R96 EIR	R	External I/O input data				pin level	of earch	1/O port		

A2,A1,A0	= 000	001	010	011	100	101	110	111	
group-0					RO4 IOR	ROS IMR	R06 !ER		
1					R14 DMR	R15 DCR	R16 DSR	R17 DNR	
2		I			R24 RRR	R25 RMR	RIG AMR	R27 ADR	
3					R34 RSR	R35 RCR	R36 RDR		
4	ROO IVR RO1 RGR			R44 TRR	R45 TMR	V/////			
5		RO1 RGR	RO2 ISR RO3 IC	RO2 ISR H	RO3 ICR	R54 TSR	R55 TCR	R56 TDR	
6				1	R64 FSR	R65 FCR	R66 CCR	R67 CDR	
7					R74 SRR	R75 SCR	R76 SPRL	R77 SPRH	
8				1		R84 GTRL	R85 GTRH	R86 MTRL	R87 MTRH
9					R94 EDR	R95 EOR	R96 EIR	V//////	

pendix D.	Table of Register Functions	
ROO IVR	R IRQ vector	
67 5 65	IRQ vector offset	same to RO4-b7~b5
64 5 61	IRO vector appairs according to the active, highest priority , and enabled IRO . priority : IRO-7 > IRO-6 >	0000: IR0-0       MIDI real-time message detected (F9-FD)         0001: IR0-1       Click Counter / MIDI-clock detected         0010: IR0-2       Play-back counter         0011: IR0-3       Recording counter         0100: IR0-4       Off-line detected / break detected         0101: IR0-5       FIF0-Rx ready         0101: IR0-6       FIF0-Rx ready         0111: IR0-7       General Timer         1000:       caused by external requests (other than MCS itself)         elwaye 0
		ע <u>ר איז אין אין איז איז איז איז איז איז איז איז איז איז</u>
RO1 RGR	W system control	
67 IC	initial clear request	write 1 , wait 32TCLK , write 0 to reset system
b6 54		
b3 50 60	register-group number	register-group number
RO2 ISR	R IRQ status	]
b7	IRO status	IRO-7 General Timer
<b>b</b> 6	0 : inactive	IRQ-6 FIFO-Tx empty
b5	1 : active	IRQ-5 FIFO-Rx ready
<b>b4</b>		IRO-4 Off-line detected / Break detected
b3		IRO-3 Recording Counter
b2		IRQ-2 Play-back Counter
b1		IRO-1 Click Counter / MIDI-clock detected
60		IRQ-0 MIDI real-time message detected (F9~FD)
RO3 ICR	W IRQ clear request	]
67	IRQ clear request	IRO-7 General Timer
b6	write I to clear earch IRO	IRO-6 FIFO-Tx empty
b5		IRQ-5 FIFO-Rx ready
64	]	IRO-4 Off-line detected / Break detected
b3	]	IRO-3 Recording Counter
b2	]	IRO-2 Play-back Counter
b1	]	IRQ-1 Click Counter / MIDI-clock detected
60		IRQ-0 MIDI real-time message detected (F9~FD)

R04 IOR	W IRQ vector offset request	7
b7 5 b5	IRQ vector offset	IRO vector offset for ROO-b7~b5
64 5 60		
R05 IMR	W IRQ mode control	]
67 1 64		
63 C/T	select IRQ-1 source	0 : Click Counter 1 : MIDI-clock detected
b2 0/8	select IRQ-4 source	0 : Off-line detected 1 : Break detected
b1 VE	enable vector output	0 : disable 1 : enable
60 VM	select vector output timing	0 : while own IRQ pin active 1 : always
ROG IER	Y IRQ enable request	7
b7	IRO enable request	IRQ-7 General Timer
b6	0 : IRQ-n disable	IRQ-6 FIFO-Tx empty
b5	1 : IRQ-n enable	IRQ-5 FIFO-Rx ready
b4	to activate IRO pin and to set	IRO-4 Off-line detected / Break detected
b3	IRQ vector .	iRO-3 Recording Counter
62	1	IRQ-2 Play-back Counter
b1	1	IRO-1 Click Counter / MIDI-clock detected
50		IRQ-0 MIDI real-time message detected (F9~FD)

R14 DMR	W MIDI real-time message control		
67 66			
5 ASE	enable auto active-sence (FE)h output	0 : disable	1 : enable
64 MCE	enable auto MIDI-clock (F8)h output	Q : disable	t : enable
b3 CDE	enable MIDI-control (F9~FD)h detection	0 : disable	1 : enable
62 MCDS	select MIDI-clock for distributor	0 : FIFO-IRx	I : user
61 MCFS	select MIDI-clock for FIFO-IRx	00 : (inhibited) 01 : MIDI message Detector 10 : SYNC Detector 11 : MIDI-clock Timer	

R15 DCR	W MIDI real-time message request	
b7 T×	terget block of message	FIFO-ITx
66 SYNC	write I to send message , but clock	SYNC Controller
55 CC	(F8)h is always sent to all blocks .	Click Counter
b4 PC		Play-back Counter
63 RC		Recording Counter
62 3 60	contents of message	000 : (F8)h - clock 001 : (F9)h 010 : (FA)h - start 011 : (FB)h - stop 100 : (FC)h - continue 101 : (FD)h 110 : (inhibited) 111 : (inhibited)
R16 DSR	R FIED-IRx data	
67 60	FIFO-IR× data	FIFO-IRx data ( 0 is set while empty )
R17 DNR	W FIFO-IRx control	]
b7 51		
PO CTX	FIFD-IRx increment clock	write 1 to increment FIFO-IRx

R24 RRR	W Rx communication rate		
b7 b6			
b5 RxD/F	select Receiver input connection	0 : R×D	1 : FSK demodulator
64 60	communication rate ( in CLKM = 0.5 MHz CLKF = 614.4 KHz )	00xxx : CLKM/16 01xxx : CLKM/32 10xxx : CLKF/32 11000 : CLKF/32 11000 : CLKF/128 11010 : CLKF/256 11011 : CLKF/256 11011 : CLKF/512 11100 : CLKF/1024 11101 : CLKF/4096 11111 : CLKF/8192	(31250 bps) inhibited while RxD/F = 1 (15625 bps) inhibited while RxD/F = 1 (19200 bps) ( 9600 bps) ( 4800 bps) ( 2400 bps) ( 2400 bps) ( 600 bps) ( 300 bps) ( 300 bps) ( 150 bps) ( 75 bps)
R25 RMR	W Rx communication mode	]	
67 1 66			
65 RxCL	select data bit length	0 : 8 bit	1 : 7 bit
64 RXPE	enable parity-bit check	0 : disable	1 : enable
b3 RxPL	select parity-bit length	0 : 1 bit	1 : 4 bit
62 RxE/0	select parity-bit polarity	0 : even	1 : odd
b1 RxSL	select stop-bit length	0 : 1 bit	1 : 2 bit
bO RxST	select stop-bit type in 2 bit length	0 : HH	1 : LH

R26 AMR	W Address-hunter control (1)	<u> </u>	
b7 IDCL	select ID code length	0 : maker-ID only	1 : maker-ID & device-ID
6 50	define maker-ID code	7 bit maker-1D code	- THERE ID & GEVICE-ID
R27 ADR	¥ Address-hunter control (2)		
67 BRDE	enable broadcast	0 : disable	1 : enable
66 60	define device-ID code	7 bit device-ID code	

R34	RSR	R FIFO-Rx status		
b7	R×RDY	FIFO-Rx ready flag	0 : empty	1 : data ready
<b>b</b> 6	R×0V	FIFO-Rx overflow detected flag	0:-	1 : overflow detected
b5	R×F	framing error flag	0:-	1 : framing error detected
b4	RxP	parily error flag	0:-	1 : parity error detected
b3	BRK	break detected flag	0:-	1 : break detected
62	R×0L	off-line detected flag	0:-	1 : off-line detected
b1	AHBSY	Address-hunter busy flag	0 : Address-hunter idle	1 : Address-hunter busy
60	R×8SY	Receiver busy flag	0 : Receiver Idle	1 : Receiver busy
R35	RCR	¥ FIFO-Rx control		
b7	RxC	clear FIFO-Rx	write 1 to clear FIFO-Rx	
b6	R×0VC	clear overflow detected flag	write 1 to clear flag	
b5				
64	FLTE	enable MIDI-alock Filter	0 : disable	1 : enable
<b>b</b> 3	BLKC	clear break detected flag	write I ti clear flag	
b2	R×OLC	clear off-line detected flag	write I to clear flag.	
ы	AHE	enable Address-hunter	0 : disable	1 : enable
<b>b</b> O	R×E	enable Receiver	0 : disable	1 ; enable
R36	RDR	R FIFO-Rx data	<b></b>	
b7		get data from FIFO-R×	8 bit data	
ьò		& increment FIFO-Rx		

R44 TRR	W Tx communication rate	]	
67			
b6 TxRx	select TxD connection	0 : transmitter	1 : R×D
b5 TxD/	F select transmitter output connection	0 : TxD	1 :FSK modulator
64 5 60	communication rate ( in CLKM = 0.5 MHz CLKF = 614.4 KHz )	00xxx : CLKM/16 01xxx : CLKM/32 10xxx : CLKF/32 11000 : CLKF/32 11001 : CLKF/128 11010 : CLKF/128 11010 : CLKF/124 11101 : CLKF/1024 11110 : CLKF/2048 11110 : CLKF/4096 11111 : CLKF/8192	(31250 bps) inhibited while TxD/F = 1 (15625 bps) inhibited while TxD/F = 1 (19200 bps) (9600 bps) (4800 bps) (2400 bps) (1200 bps) (600 bps) (300 bps) (300 bps) (150 bps) (75 bps)
R45 TMR	Y Tx communication mode	]	
b7 b6			
5 TxCL	select data-bit length	0 : 8 bit	1 : 7 bit
64 TXPE	enable parity-bit generation	0 : disable	1 : enable
b3 TxPL	select parity-bit length	0 : 1 bit	1 : 4 bit
b2 TxE/C	select parity-bit polarity	0 : eyen	1 : odd
b1 TxSL	select stop-bit length	0 : 1 bit	1 : 2 bit

1 : LH

0:нн

bO TxST select stop-bit type in 2 bit length

R54	TSR	R FIFO-Tx status			
b7	TXEMP	FIFO-Tx empty flag	0 : data exist	1 : empty	
<b>b6</b>	TxRDY	FIFO-Tx ready flag	0 : FIFO-Tx full	1 :ready	
65 63					
62	TXIDL	Tx idle detected flag	0:-	1 : Tx idle detected	
bi					
60	TxBSY	Transmitter busy flag	0 : idle	1 : busy	
R55	TCR	¥ FIFO-Tx control			
b7	TxC	clear FIFO-Tx & FIFO-ITx	write 1 to clear FIFO-T>	write 1 to clear FIFO-Tx & FIFO-ITx	
66 64					
63	BRKE	enable send break	0:-	1 : set Tx output signal as L level	
b2	TxIDLC	clear Tx idle flag	write 1 to clear flag		
61					
ьО	Τ×Ε	enable Transmitter	0 : disable	1 : enable	
R56	TDR	¥ FIFO-Tx data			
57 50		set data to FIFO-Tx	8 bit data		

.

R64 FSR	R FSK status		
b7 RxFS	RxF pin status	0 : L level	1 :Hlevel
b6 SS	demodulated serial signal status	O:space(L)	1 : mark ( H )
65 CSF	carrier slow detected flag	0:-	1 : carrier slow detected
b4 CFF	carrier fast detected flag	0:-	1 : carrier fast detected
63 5 62			
bl PS	polarity status	0 : positive	1 : negative
bO PDF	polarity detected flag	0:-	1 : polarity detected
R65 FCR	Y FSK control		
65 FCK	enable Modulator	0 ; disable	1 : enable
b6 b5			
54 CFC	clear carrier S/F detected flag	write t to clear flag	
b3 DE	enable Dernodulator	0 : disable	t : enable
62 APD	disable auto polarity detector	0 : enable	1 : disable
51 P/N	set polarity by manual	0 : positive	1 : negative
60 PDFC	clear polarity detected flag	write I to clear flag	
R66 CCR	W Click Counter control	]	
67 52			
bi CLKM	select CLKM frequency	0 : 0.5 MHz	1 : 1.0 MHz
50 OUTE	enable CLICK cutput	0 : always L level	1 : click pulse enable
R67 CDR	W Click Counter value		
57 LD	imediate load request	write I to load imediately	
66 50	interval count data	7 bit data	

+ IGTCLK is needed to access R67 continuously .

R74 SRR	R	Recording counter current value	
b7 b0	current value		data
R75 SCR	۲	Interpolator control	
b7 5 b6			
b5 ADD	Pla	ay-back Counter addition request	write 1 to add
64 CLR	Pla	ay-back Counter clear request	write 1 to clear
63 60	int	erpolation rate	data (0000)b is inhibited
R76 SPRL	¥	Play-back Counter value (H)	
67 50	10 1	ver 8 bit data to add	data
R77 SPRH	W	Play-back Counter value (11)	
67			
ь <u>6</u> ь6	higher 7 bit data to add		dala

.

16T<sub>CLK</sub> is needed to access any register of R74~R77 continuously, except for accessing R76 then R77.

R84 GTRL	W General Timer value (L)		
b7 b0 b0 b0		data ( unit : 8 msec. IRQ occurs when count becomes 0 . )	
R85 GTRH	W General Timer value (H)		
67 LD	imediate load request	write 1 to load value	
b6			
65 \$ 60	higher 6 bit data	data ( unit : 8 x 256 msec. )	
R86 MTRL	W MIDI-clock Timer value (L)		
67 50	lower 8 bit data	data (unit : 8 msec. IRQ occurs when data is loaded . )	
R87 MTRH	W MIDI-clock Timer value (H)		
67 LD	imediate load request	write 1 to load value (data is loaded while 32TCLK passed.)	
b6			
b5 b0	higher 6 bit data	data ( unit : 8 x 256 msec. )	

+ count unit is ;

R94 EDR	W External I/O direction			
67 60	direction of earch 1/0 port	0 : input	1 : output	
R95 EOR	W External I/O output data			
ь7 , ь0	output request of earch 1/0 port	0 : L level	1 :H level	
R96 EIR	R External I/O input data	7		
ь7 ,	pin level of earch 1/0 port	0 : L level	1 :H level	

IRQ level	Setting condition	Clear condition	Clear influence
IRQ-7 General Timer	When the timer reaches a count of zero.		
IRQ-6 FIFO-Tx empty	When the FIFO-Tx be- comes empty through the data extraction by the transmitter.	When the FIFO-Tx is load with data.	
IRQ-5 FIFO-Rx ready	When the empty FIFO- Rx is loaded with data.	When the FIFO-Rx becomes empty.	
IRQ-4 (1) Off-line detect	When the reception is not made for 300msec.	When 1 is written into RxOLC (R35-b2).	RxOL (R34-b2) is cleared.
IRQ-4 (2) Break detect	When the receiver serial input is at the L-level for two-character period.	When 1 is written into the BRKC (R35-b3).	BRK (R34-b3) is cleared.
IRQ-3 Recording Counter	When the count value of the recording counter is zero.		
IRQ-2 Play-back Counter	When the count value of the playback counter is zero or negative.		

## Appendix E. Table of IRQ Setting/Cleaning Conditions

\* In addition, each IRQ is cleared by initial clear and by writing a value of 1 into the corresponding bit of R03.

Setting conditions, clearing conditions, clearing influence of each IRQ.

IRQ level	Setting condition	Clear condition	Clear influence
IRQ-1 (1) Click Counter	When its count value reaches zero in the case of being selected as the factor of the IRQ-1.		
IRQ-1 (2) MIDI-clock detect	When the oldest data of the FIFO-IRx becomes the (F8)h in the case of being selected as the factor of the IRQ-1.		
IRQ-0 MIDI real-time message detect	When the oldest data of the FIFO-IRx becomes the (F9)h ~ (FD)h.		


\* In addition, each IRQ is cleared by initial clear and by writing a value of 1 into the corresponding bit of R03.

Setting conditions, clearing conditions, clearing influence of each IRQ.

Х


Appendix F.

Circuit Example(s)



Circuit Example using YM3523

ХI



Appendix G. Sample Program

...

TOU MUST FEAD EVENY FEREIVED DAILA DY M.XUXX DEFIDIA	a 6 e d	label definition	; *** 1/0 address ***	= 0 , MCS register R00	= 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	= 3 ; R03 (IRQ		MIREG6 = 6 ; R06, R16,	*** working area ***		MVHUUK = WUKKAU ; NOOK Address table (14 byte) MVHIRQ = MVHOOK ; IRQ from outside of mcs	= MVH00K+2	= NVH00K+4		1 11	= MVHOGK+12	= MVHOOK+14 ; receive data buffer (256 by	MVSIDE - MVKADFF230 ; Status utiter (230 byte) MVRXBI = MVST8F+256 : buffer pointer for input	= MVRX81+1	MVRXB0+1 ; real-time clock counter (2 byte)	= NVACF6+1	= MVTXCN+1 ; Rx control	; NVVEND = MVRXCN+1 ; end of working area	 et 8 set-up subroutine resets r module, and set	
				0000	0002	0003	0005	0006		0010	0F00	0F02	0F04	0505	OFOA	0F0C	OFOE	1105	110F	1110	1113	1114	1115		

XIII

	J reset MCS J set IC (initial clear) bit of MCS J wait 32Tclk	; clear IC bit of MCS	hl,MVHOOK ; clear working area bc,MVWEND-MVHOOK		<pre>c initialize hook address table</pre>		; initialize Rx & Tx control word		; set IRQ vector table ·				; enable all IRQ by R16		. each a chick concers & color. A switch a head			set initi	; to general timer interval (8 msec) ; to MIDI-clork timer interval (14)	;	; to clock counter interval (MIDI-clock/24)	; start FSK modulator/demodulator	; start Rx & Tx	; initialize IRQ vector mode	: initialize control mode of real-time meccanes		; return IFF status
PAGE 3	a,80h (MIREG1),a	a (miregi),a	hl, МVНООК bc, MVWEND-MVНОО \$	(11),a hl	ыс М.Г.И.10 de,МVНООК	h1, M0IN12 bc,12	a,0100001b	(MVRXCN), a (MVTXCN), a	hl,MDIRGT a.h		a, U (MIREG1), a	a, l (mireg4), a	a,1	стиксы / а а, 111111116 а, 111111116	(MIREG6),a	(MIREGI), a	a,00000015 (MIREG6),a	de,1000	M.GTVL de.2000	M. MCVL	d, 24 M.CCVL	d,10001100b M FSKS	de, NVRXBF	de, 0	M.HOKS d.O	M.CTLS	af
-DEC-34 17:57	, , , , , , , , , , , , , , , , , , ,	× or		MLINID: Ld inc	dec djnz ld	רק רק		וק		221							out	, Id	call ld	call		Ld Call		נפונ ומ	נפוו ום	call	dod
z30.i8080 ass.vr-1.2 23-DEC-34	0 <del>~</del>	10	00 0F 15 02	-		77 40 0C 00		11 21	40 40	47	10	14	5	- 14	) 6 1	5	06	03	54 41 00 07		18 41	8C 45 42		00		8 40	
0.18080	4008 4008 4008 4008 4008 4008 4008 4008	AF D3	21 01 7	4016 77 4017 23	9 - F	210	360	32			03	02 03	3E 3	36	31	503	03	:1	35	сo	0 0 0	405C 16 8	55	353	32	CD	4072 F1
MAIN 28	115 116 117 117 118 118 118 121 121 121 121																									1	

XIV

; return from subroutine	hook address table 0 0	: entrance of IRQ This is an entance of IRQ procedure while interrupt mode of host CPU (280) is mode 1. In mode 2 , IRQ procedure is automaticaly called according to IRQ procedures table . Utput of IRQ vector is not allowed for any peripheral circuit but for MCS . I register of host CPU is set automatically by H.H.HT but IF gets no effect by this module , so user must set interrupt mode by himself .	; disable interrupt	; save registers	; read IRG vector of MCS	; calculate procedure address	; return registers ; save procedure address of terget IRQ	; jump to procedure of terget IRQ		location counter as lower 5 bit is 0 .	address of IRA-0 manager address of IRA-1 manager address of IRA-1 manager address of IRA-1 manager address of IRA-5 manager address of IRA-6 manager address of IRA-6 manager address of IRA-6 manager	-
PAGE 4 Po	initial data of ho d MDIN10,MDIN10 d MDIN10,MDIN10 d MDIN10,MDIN10	: entrance of IRQ This is an entance of host CPU (280) is mode automaticaly called Dutput of IRQ vector is but for MCS . Irregist hut for MCS . Irregist hut for MCS . Irregist there is no calling pa		h ( a f	a,(MIREGO)	hl,MDIRGT L,a	af (sp),ht		vector table -	.+31/32*32 ; set	MSIRCO MSIRC0 MSIRC2 MSIRC2 MSIRC3 MSIRC5 MSIRC5 MSIRC6 MS	
17:57 ret či ret	ret ret . rord . rord . rord . page	м. і коі	i p	h s b u s h	in	rd Ld	dod ∝ ×	r e t	IRQ	.=31		. page
ass.vr-1.2 <sup>°</sup> 23-DEC-84	:01N105		M.IROI:							MDIDAT.		
1.2.2	000											
	76 75					7 0						
	000				00	AO					44444444	
18080 E0 FH C9	C 9 7 6 7 6		F 3	E 5 5 5	DB	21 6F	F1 E3	С 9			200 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
z80.18080 4073 E0 4074 F4 4075 C9	4076 4077 4078 4078 4078		4083	4084 4085	4086	4088 4038	408C 408D	408E		4 0 A 0	00000000000000000000000000000000000000	<b>1</b>

XV

<pre>: set hock address table This subroutine defines earch hock address . Calling parametors are : (Celling parametors are : (DE) : address table of calling parametor block (DE) : address table of calling parametor block (DE) : address trong of MIDIclock / click counter (DE)+4 : timing of MIDIclock / click counter (DE)+4 : timing of play-back counter (DE)+8 : off-line/break detect (DE)+10 : MIDI real-time message detect</pre>	a,i ; save IFF status af ; disable IRQ	de,hl ; transfer new hook address de,MMHNOK ; tc hook address table bc,12	af ; return IFF status po	, return from subroutine	: select hook source This subroutine selects hook source of off-line/break detection and MDI-clock timing / click counter . Calling parametors are : CS> 1 off-line , others : break. CS> 2 off-line , others : MIDI-clock timing.	a, i ; save IFF status af ; disable IRO	c,0000011b ; enable IRQ vector & set vector mode	3,d ; set off-line/break select bit 2,MLHS10 00000100b 0,a	a,e ; set MIDI-clock/click select bit a
н, ноок	t d Push di	ex ld ldir	pop ret ei	ret . påge	м. НОХ5	l d push d i	l d		ld or
	М. НООК:			ж х х		М. НОК S:	••		
		00 00							
	57	900 900				52	03	04	
	0 4 4 2 5 5 2 5 5 2 5 5 2 5 2 5 2 5 5 2 5 5 2 5 5 5 5	61 61 61 61	нан 60 8	5 U		П С С С С С С С С С С	ΟĒ	アロシアドム	78 87
			4 0.00 4 0.00 4 0.01	4002		40C3 40C3	4007	4 4 0 C 9 4 4 0 C 9 6 C D 1 4 4 0 C 9 4 4 0 C 9 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4001

XVI

	set data to register ROS	clear break/off-line & MIDI-clock/click IRQ	return IFF status return from subroutine		: select control source This subroutine selects control source of function blocks controllable by MDI system real-time messages . Calling parametor is ; control is sent by user, 	• •• •• •• •• •• •		save IFF status disable IRO	set auto controal enable flag	set register R14 enable auto F8h transfer	2 control message detection	· · · · · · · · · · · · · · · · · · ·	return IFF status	; return from subroutine
		••	~ ~					•• ••			••			
PAGE 6 00001000b c,a	a,0 (M.IREG1),a a,c (M.IREG5),a	a,00010010b (mirëgj),a	4 0 J		: select control source This subroutine selects controllable by MIDI syst Calling parametor is ; <0			a, i af	a,d (MVACFG),a	00111111b 00011000b	b,a a,1 rwrocri,	(MIREG4),a a,b (MIREG4),a	a f po	
17:57 or ld	ld out out out	ld out	POP rét rét	• påge	M. CTLS			Ld push di	rd Ld	and or	רק רק	וק סרנ	pop ret	ret . påge
ass.vr-1.2 23-DEC-84 08			·. ·.					. C 1L 5:	<b>.</b> .			-	••	
vr-1.2									:					
ass	00 01 05	12 03						57	12 1	3F 13	01	0 70		
	36 03 03	3E D3	Е С 9 С 9 С 9 С 9					ED FS FS	7 A 3 2		2 E Z		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	c 6
230.13030 4006 F6 4008 4F	4 009 4 009 4 000 4 000 4 000	40E2 46E2	40E4 40E5 40E5 40E5					40E8 40E8 40E4 40E4	4 0EC 4 0ED		40F4 40F5 40F2			4 0 F F
MAIN 286 285	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	295	10000000000000000000000000000000000000	502 303	200000000 20000000 2000000000	2224502 2234502 234502	215 219	0 F G M C 0 F G M C 0 M M M C	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	324	075 015 015 015 015	2332	232 232 232 232	50 50 50 50 50 50 50 50 50 50 50 50 50 5

XVII

<pre>: send control message : send control message control is subroutine scatch function blocks controllable by MIDI system real-time messages . Calling parametor is; write 1 to send message to FIFO-IT*,</pre>		; send control by setting register R15	; check message received by recording counter ; if 'start' then do ; clear real-time clock value	; return IFF status ; return from subroutine	<pre>set-up camunication mode : set-up camunication mode This subroutine sets communication rate 8 mode of transmitter port , and enables function of address hunter and MIDI-clock port , and enables function of address hunter and MIDI-clock filter . (DE) : address of calling parametor block. (DE) : address of calling parametor block. (DE) : transfer rate 8 connection. (DE)+1 : mode. (DE)+3 : receiver rate 8 connection. (DE)+3 : receiver rate 8 connection. (DE)+3 : receiver rate 8 connection. (DE)+4 :+: : 1 then enable MIDI-clock filter. (DE)+4 :+: : 1 then enable MIDI-clock filter.</pre>
<pre>: send control message This sub control message This sub control message blocks controllable by Calling parametor is controllable by Calling parametor is controllable by controllable by</pre>	a f	a,1 (MIREG1),a a,d (MIREG5),a	00001111b 00001010b n2,MLCN10 hl,0 kNRCLK),hl	ه م م	<pre>set-up cmmunication This subroutine sets &amp; receiver , selects   port , and enables fur filter . Calling parametors an ODE) + : (DE) + : (DE) + : (DE) + : (DE) + : (DE) + :</pre>
		ld out out	p a s j a s		о чоо ч
	M.CNTL:				
			00		
	52	01 05	00 00 00 00 00 00 00 00 00 00 00 00 00		
	15 13	3E 03 03	20 20 20 20 20 20 20 20 20 20 20 20 20 2	н 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	4100 4102 4103	4104 4106 4168 4109	4108 4106 4110 4111 4111	4117 4118 4119 4119 411A	
4 0 2 2 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	200 200 200 200 200	- 2 M - 2 M	9 M M M M M M M M <	22222222222222222222222222222222222222

XVIII

	save iff status	le IKU	leTx		the contil Ty cot buck			set Txrate to R44			x mode to R45			le Rx			until Rx not busy		Axrate to R24	- - - -			Rx mode to R25			Rx control register R35			enable receiver	save Rx control word	set Tx control register R55	
	save .	; disable	; disable					; set T			; set Tx			; disable			; wait until		: set R				; set R			; set R			:	; save	; set T	
	a, 1 af		a,5 (MIREG1),a	a, (NVTXCN) 1111110b	(FIREGS), a	a, 141 A C 64 J	nz, ML CM10	a , 4	(MIREG1),a	(MIREG4), a	de	a, (de)	(FLKEUDI, a	a,3 (MIRFC1) a	a, (MVRXCN)	11111110b (MIREGS) a	d, (MIREG4)	n 2 , ML CM2 6	٩	a, 2	(KIREG1), a	(MIREG4), a	d e	a, (de)		de 2 Z	(MIREG1), a	a, (de)	00000001b (MIREGS).a	(MVRXCN), a	a, 5	(MUTXCN) a
	hush	d.	l d out	ا دا م م م	out	a nd	ŗ	l d	out	out	inc	١d	out	Ld Ld	r q ,	and	, ui	8 - F	inc	, r	0 U t - 1	out	inc	۱d	0 1 1	inc	out	١d	or out	p j	l d	ן ק ן
; M.CMOD:								•			••						MLCM20:		••												••	
				11											1															11		11
:	22		01	13	50	56	4	04	01	70			<b>5</b> 0	03	14	лс Пл	14	L L L		0 2	01	04		1	\$	Ē	55		010	14	05	13
6	r S	F 3	3E 03	м и А у	500	5 V 1 V	202	3£	- - - -	100	13	A L	03					2 C			5	53		1 4					л С			0 Y N N
c t		411E F3		4125 3A						4135 03		4138 1A				4142 E6		4148 Eo 414A 20		4140 3E		4152 63		4155 1A			4158 D3				4165 3E	

XIX

ppp       af       ; return IFF status         ret       po       ; return from subroutine        page       ; return from subroutine        page       ; return from subroutine         M.AMIII       ; set address hunter       , and device-ID cod         M.AMIII       ; set address hunter       , and device-ID cod         M.AMIII       ; set address hunter       , and device-ID cod         Dadress hunter       , filo length       , and device-ID code         Colling       address hunter       ; in this subrecons are         Colling       ; and in this is address hunter       ; analed or         Colling       ; anaker-ID code       , anaker-ID code         Colling       ; advice-ID code       ; analed or         Colling       ; advice-ID code       ; analed         add       ; advice-ID code       ; analed
ле с с с с с с с с с с с с с с с с с с с

XX

58	return IFF status return from subroutine	erval erval val time of MIDI-clock timer. load request. interval value.	a t t t	87	return IFF status return from subroutine	al val count (devision rate) load request interval value.	à tu s
; set R84 & R85	; return IFF status ; return from subro	: set MIDI-clock timer interval This subroutine set interval time Calling parametors are ; (D * : load reque ADEP : interval	; save IFF status ; disable IRQ	; set R86 & R87	; return IFF ; return from	inter (	; save IFF status
a, 8 (MIREG1), a a, e (MIREG4), a a, d (MIREG5), a	t o d	set MIDI-cl : set MIDI-cl This subrout Calling para Calling para	i, a te	a, 8 (MIREG1), a a, e (MIREG6), a a, d (MIREG7), a	f e od	set click counter in This subroutine set i counters. Calling parametor is Calling the set is	, t , t , t
(d 000 10 10 00 10 00 00 00 00	pop eit ret Dage	M. MC VL	L d b u s h	נפ סטנ נפ נפ נפ	pop ret ei ret . page	μ. 	t push
	<b>~ ~ ~</b>		н. нс. с.	~			
03 04 05			57	08 01 06 07			57
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Е С С С С С С С С С		Е С С Г С С Г С	20 20 20 20 20 20 20 20 20 20 20 20 20 2	н С 9 С 9 С 9		ED FS
4186 4186 4186 4180 4180 4190			4196 4198 4198	4198 4196 4196 4196 4181 4181	4 1 A 4 1 A 4 4 1 A 4 4 1 A 5		4148

XXI

				e clock using ecording counter ametors are ; earch MIDT-clock.			unter R74		tly en disable value			t ۲ ۴
; set R67	; return IFF status	; return from subroutine		ns the value of real-time e value becones 0 when r arametor . returning par te value incremented by		; disable IRQ	; load higher 8 bit into <d> ; read lower 8 bit from recording counter</d>	; into <e> ; set count area</e>	<pre>check count value it count is smoll then do check recent overflow if overflow has happened recently if overflow has happened sheen disabled then increment higher 8 bit value then increment higher 8 bit value</pre>	; return IFF status	; return from subroutine	<pre>transfer sirial data This subroutine sends data by transmitter according ate , mode , and connection set by M.CNDD . Callin; parametor is ; Returning parametors are ; Returning parametors are ;</pre>
a,6 (miregi),a a,d (mireg7),a	a f Po			read real-time clock This subroutime reur recording counter The receives 's counter mess There is no calling p there is no calling p		d T	de,(MVRCLK) a,7 (MIREG1),a	e,a (mvrclk),a	a,a c,MLRC10 a,CHLRE52) 000010005 2,HLRC10 d	a f D O		: transfer sirial data : transfer sirial data This subroutine sends connect rate , mode , and connect Calling parametor is ; Returning parametors are <5 3 10 ; tran
اط مرز مرز	pop ret ei	ret	abed.	M. ACLK		d i	Ld Ld out	p   l d	b r i i i i i i i i i i i i i i i i i i	pop ret ei	ret .page	M.RSTX
			、、、、		M.RCLK:					MLRC10:		
							Ξ					
							10	:				
5 01 5 01 5 07		_			57		58 07 01	10	07002000			
36 03 03 03	F 9 F 8 F 8				ĒD		50 36 03 03 08		50000 7000 7000 7000 7000 7000 7000 700	н 19 19 19 19		
41AC 41AE 4180 4181	4183 4194 4185	136			4187	418A	4186 4186 4101 4103	1C5 1C6	4102 4102 4102 4102	4103 4104 4105	4100	

XX11

PAGE 12	a, i ; save IFF status af ; disable IRO	e,1 ; set overflow-flag of returning parametor a,5 ; check Tx status R54 (MIREG1),a ; check Tx status R54 a, (MIREG4) ; if ready then do		; return from subroutine	Treceive striat data This subroutine receives data by receiver accordig to the rate, mode ' connection' and mode of address hunter and R1DLock filter set by M.CMOD . There is no calling parametor Returnning parametors are ; CD> : received data. CD> : status from Ax status register of MCS.	a, i ; save IFF status af ; disable IRQ	<pre>de,MVRXBI ; load buffer pointers (<d>:=output,<e>:=input) a,d ; check both pointer c z,MLRX10 ; if same (no data in buffer) then do a,j ; read status &amp; data from MCS directly (MIREG1),a ; read status &amp; data from R34 &amp; R36 a,(MIREG4) e,a (MIREG4) d,a (MIREG4) from R34 &amp; R36 iLRX90</e></d></pre>	c,d ; if differ (any data in buffer) then do b,0 ; read status & data from software buffer h1, W1RXBF ; read status & data from software buffer d, h1, b.c
280.18080 ass.vr-1.2 23-DEC-84 17:57	.RSTX: Ld push di	td oct and and	jr zv dec e ld e ld a ut () MLTX10: pop a i			.RSRX: Id push di	, , , , , , , , , , , , , , , , , , ,	ייסק יוקק ווק איזיס ווק
2 23-(			E			NZ "	. :	<u> </u>
. vr-1.							=	ΟF
a s s	57	01 00 01 01	0 6 0 6			2.2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 0E
8080	E0 F3	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1071 107 107 107 107 107	5		E0 F5 F3	- < B < < < < < < < < < < < < < < < < <	400004 70000
z 30. i	4107 4109 4108	4103 4100 4105 4165 4161	777 777 777 717 7777 1168 9879	 1 m 7 m		41EF 41F1 41F2	44444444444444444444444444444444444444	447205 4203 44209 44200 4400000000
MAIN	8 6 2 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	2 0 0 0 0 0 2 2 0 0 0 0 2 2 0 0 0 0 0 2 0 0 0 0	0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	0000 744900 8900	XXIII 2222555555555555555555555555555555	- N N A U S	2000 2000 2000 2000 2000 2000 2000 200	00000000000000000000000000000000000000

PAGE 13	e,(hl) a (NVRXBO),a ; increment output pointer	af ; return IFF status po	; return from subroutine		: set direction of I/G port This subroutine sets direction of external I/O port . Calling parametors are ; conting direction of earch port. Output level is high-inpedance when O is writen , and is set by "write data" when T is writen .	a.i · cave IFF cratue		a,9 ; set register R94 (MIREGI),a a,d (MIREG4),a	af ; return IFF status po	; return from subroutine		: write data to 1/0 port This subroutine sets output level of external 1/0 port whose direction is set output' Calling parametors are ; AD: : write data.	a,i ; save IFF status	af ; disable IRO	a,9 (Mireej),a ; set R95 á.d (Mirees),a	uf : return IFF status po
17:57	ים. וחכ וחכ	pop ret	rët tët	aged.		-	push	נם נם נם סבד	pop Tet	ret	• page	и. I ОИК	רק	push di	لرط الط مرز	pop ret
23-DEC-84	- 00X 8 18			·		; M. LOCR:							M.IOWR:		× .	
z30.i8080 ass.vr-1.2 23-DEC-84	420F 5E 4210 3C 4211 32 0F 11	4214 F1 4215 E0 4214 F8				4.218 FD 5.7		421C 3E 09 421E 03 01 4220 7A 4221 03 04	4223 F1 4224 E0					4224 F5 422A F3	4228 3E 09 4220 03 01 4227 7A 4230 03 05	4232 F1 4233 E0
MAIN	0000 0000 0000 0000 0000 0000 0000 0000 0000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	- N N -	4 4 0 2 4 5 2 5	2000 2000 2000 2000 2000 2000 2000 200	202 205 205	707	eeeee xxiv	715 715 715	218	720	722 725 725 725 725 725	729 730 731	732	2222 2222 2222 2222 2222 2222 2222 2222 2222	741

PAGE 14	; return from subroutine	<pre>: read data from I/O port This subroutine reads pin level of all external I/O port. There is no calling parametor . Returnning parametors are ; </pre>	a, i ; save IFF status af ; disable IRQ	a,9 ; read data from R96 (MIREG1),a ; read data from R96 a,(MIREG6) d,a	af ; return IFF status po ; return from subroutine	read FK's modulator/demodulator status This subroucine write control word to FSK control register and reads FSK status register of MCS . Calling parametor is , Returning parametor is ; Acturning parametor is ;	a, i ; save IFF status af ; disable IRQ	a,6 ; write control word to R65 (MIREG1),a ; write control word to R65 d,d (MIREG5),a	a, (MIREG4) ; read status word from R64 d.a	af ; return [FF status po	; return from subroutine
ass.vr-1.2 23-DEC-84 17:57	ei ret . page	M. I0R0	M.IORD: Ld Push di	רם ייינ רק			M.FSKS: Ld push	1d 0 ut 0 ut		pop ret	Ler
z80.i8080 ass.vr-1.	4234 FB 4235 C9		4236 ED 57 4238 F5 4239 F3	423A 3E 09 423C 03 01 423C 03 01 4240 57	4241 F1 4242 E0 4244 F8 4244 C9		4245 ED 57 4247 FS 4248 F3	4249 3E 06 4248 D3 01 4246 7A 4246 D3 05	4250 DB 04 4252 57	4255 F1 4255 F0 4255 F0 7255 F0	
MAIN	7 7	747 748 749 750 751	7555	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	XXX	771 777 777 777 777 777 777 777	0 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	292		P / L

MSIROO:     MSIROO:     MSIROO:       15100:     1000000000000000000000000000000000000

XXVI

י לס צ

XXVII

	; return register ; return from interrupt	: [kū-4 manager for off-line/break	. save registers	; clear IRQ	; call hook and return from interrupt		for Rx .		; save registers		; clear IRQ	; load buffer pointers ( <b>:=output,<c>:=input) . eer huffar innur offant innur offant</c></b>		; set 3 into register group number	; repeat until FIFO-Rx empty , do	read Kx status from R34	; save status in <c> ; get next innut noint</c>		compare with output pointer i if same (buffer full) then do	; call hook of buffer-overflow
PAGE 17	a t		דם לה לה רוה היה	a,00010000b (mirëg3),a	hl,MSI093 hl hl,(МVH0.8) (hl)		NSIRUS : IRQ-5 manager for Rx		af bc de	hl	a,00100030b (m[reg3),a	bc,11VRXB1	с с с с с с с т ш	a,3 (MIRFG1).a	a, (MIREG4)	à p,MSI530	د <b>ر</b> د	а,е	b nz,MSI520	n1,431090 h1,(MVHRCV)
C-84 17:57	pop ej ret . page	WSIR04	MSIR04: push push push push	l d out	ld push jd j	•page		tes:	h s u q d s u d d s u d	<b>h</b> suq	ld out	P	P	L d	MSI510: in	- ai	inc	١d	a	ra push ta
ass.vr-1.2 23-DEC-84	× × × ×				<b>.</b> .			; HS1865;		•					SISM					
5 S . V F				~ ~	3 42 6 0F							:				43			:	
50 a	- 30		0 0 0 0	E 10 3 03	1 33 2 4 0 3 9 0 3 9 0 3				10.10.15		203	0 E		0.03		1		<i>~</i> -	5 6 6 7	
z 30. i 8080	5 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		E S E S E S E S E S E S E S E S E S E S	5 3E 7 D3	0 2 2 A 2 1				00 ES		3Ē	101								2 A 5
	4 4 4 200 E		4201 4202 4202 4203	4205	4 209 4 200 4 200 4 200 4 200				4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		4 2E 5 4 2E 7	4 2 E 9 4 2 E C								4517 4302 4303
MAIN	999999999 25555555 2400799	2 A A A	9999999999 999999999 99999999999999999	2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		540 547 547 547 547	9 r 5 7 r 5	949 949	マイウ	450 424	955	455 950	457 458	959 959	195	407 403	796	C 0 5 7	- 800

; exit 5 return from interrupt ; set status in status buffer	; read received data from R36 ; set data in data buffer		; end repaat ; return from interrupt		9er for 1x		; clear IRD	; return register ; return from interrupt		: IRQ-7 manager for general timer	, save registers	; clear IRA	; call hook and return from interrupt	.page 
(hl) hl,MVSTHF hl,bc (hl).c	A, (HIREG6) hl, MVRXBF hl, bc	ALLY, a a, è (MVRXBI), a HEIEA	01010H		: IRQ-6 manager for T	àf	a,0100000b (MIREG3),a	a f		: IRQ-7 manag	بر ہو م محر ہو	a,10000000 (mires),a	ht,MSI090 ht ht,(МVНGTM) (ht)	
jp Ld add		נקפ	a a i	sed.	HSIR05	4 s n d	l d out	pop ei ret	• pag •	70512M	push push dsng dsng	l d out	ld push jp	.page 
MSI520:			MSI530:			, MSIR06:	••				NS I RG 7 :	-	·、 ·、	
10	0F	10	4 2										4 2 0 F	
DE	06 0Ê	00	98 98				40					30 03	38 02	
2 5 5 E 6	90200	32.5	3 5			F S	3E D3	6 1 1 1 1 1			255 255 255	3E D3	21 25 69	
4306 4307 4308 4308	430C 430C	4313 4314	431A	×		4310	431E 4320	4322 4323 4324			4325 4326 4328 4328	4329 4329	4320 4330 4531 4534	

XX1X


				MIREG3 = 0003 MLCN10 4117 MLTX10 4168 MSIRU5 4261 MSIRU5 4261 MVHJOK = 0700 MVXX81 = 1106 MVXX81 = 1106 MVX81 = 1000 MVX81 = 10000 MVX81 = 10000 MVX81 = 10000 MVX81 = 10000 MVX81 = 100000 MVX81 = 100000 MVX81 = 10000 MVX81 = 100000 MVX81 =
		call hook and return from interrupt		MIRFG2 = 0002 MLCM20 4146 MLRX90 4146 MSIRQ4 4201 MSIRQ4 4201 MSIRQ4 4201 MVRMTM = 0404 MVRX6F = 0704 MVRX6F = 0704 MVRX6F = 0702 M.HOCS 40C3 M.MCVL 4196
	; save registers	; call hook and ret		MIREG1 = 0001 MLCM10 412A MLRX10 4206 MSIRG3 4263 MVHIRG 4283 MVHIRG 4283 MVHIRG 1110 MVHECK = 1110 MVHECK = 1110 MVHECK = 1115 M.GTVL 4134 M.IRGI 4083
P46E 19	رەت. تەرى	hl, MSI090 hl hl, (жиніка) (hl)	PAGE 20	MIREGO = 0000 MIREGT = 0007 MLRC10 = 4103 MS1RJ2 4241 MS1020 4235 MVH5HM = 0702 MVH5HM = 0702 MVH5HM = 1113 M.TXCN = 1113 M.ICWR 4225
2-84 17:57	20 X : D U S h C U S h	ld push ip ip	-84 17:57	CCT 4040 (66 = 0006 110 4016 110 4270 110 4270 111 4270 111 4270 1112 4270 1112 4016 112 4018 112 4018 128 4018
-1.2 23-DEC-84	HSTRGX.		-1.2 23-DEC-84	77 HDIRCT 057 HIREG6 71 IN 757 HIREG6 75 HIRV10 757 151801 757 151801 757 15187 757 15187 757 15787 757 1020 757 1000 757 10000 757 100000000000000000000000000000000000
030 ass.vr-1.2	FS CS ES S	21 88 42 E5 00 0F E9 00 0F	080 ass.vr-1.2 ***	MDIN12 4077 MIREG5 = 0005 MLHS20 4007 ASIRJ0 4257 MSIRJ0 4375 MVHPBC = 0505 MVHPBC = 1114 MVKCN = 1114 MVKCN = 1114 MVKSTX 4100 M.ISTX 4107
z 30. i 8030	4 4 4 4 3 3 3 4 4 4 4 4 3 3 4	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	MAIN 280.18030 *****5YN30L TABLE*****	4076 0004 4001 4001 4335 4310 4335 4310 4503 4110 4110 4110 4110104110 41100 41100 41100000000
11 A I 11	1027 1028 1028 1030 1031	1035 1055 1055 1055 1055 1055 1055 1055	MA I N *****SYNB	MUIN10 MIREG4 = MLH510 MLH510 MSIHU2 MSI520 MVH220

XXX

EARORS DETECTED

0

## Appendix H. Package Outline



XXXI

The specifications of this product are subject to improvement changes without prior notice.

AGENCY		
	Tokyo Office	3-4, Surugadai Kanda, Chiyoda-ku, Tokyo, 104 Ryumeikan Bldg. 4F Tel. 03-255-4481
	Osaka Office	1-16, Shin-ashiyashimo, Suita-shi, Osaka, 565 Tel. 06-877-7731
	■ U.S.A.	YAMAHA International Corp. 6600 Orangethorp Ave. Buena Park California 90620

0.3K-0915 C Printed in Japan 87.1