V9938 MSX-VIDEO Technical Data Book

ASCII CORPORATION/NIPPON GAKKI CO., LTD.



PREFACE

The V9938 introduced in this manual is a Very Large-Scale Integrated Circuit (VLSI) that was developed as a Video Display Processor (VDP) for the MSX2. The MSX personal computer standard was introduced in 1983 by ASCII Corporation and Microsoft Incorporated. At present, the MSX is manufactured and marketed worldwide. In 1985, out of the desire to strengthen some of the functions of the original MSX, the MSX2 standard was developed. In addition to being software-compatible with the MSX, the MSX2 supports new media and has video processing capabilities that are not available on conventional 8-bit personal computers.

To make the MSX2 a reality, two requirements for the Video Processor were upward compatiblity with the existing TMS9918A (the VDP for the MSX) software while increasing the number of functions. The V9938 was developed through the joint efforts of ASCII Corporation, Microsoft Incorporated, and YAMAHA.

The following functions are supported on the V9938.

- Full bit-mapped mode
- 80-column text display
- Access using X- and Y-coordinates. The load of the I/O driver has been lightened. The X-Y coordinates are independent of the screen mode.
- fundamental commands implemented by hardware to decrease the processing time of the I/O driver: AREA MOVE, LINE, SEARCH, RASTER OPERATION, etc.
- Digitize and external synchronization Color palette (9 bits x 16 patterns)
- Linear RG8 video output

468806800000

- More sprites per horizonatal line

Because the V9938 has the above functions, it provides for superior video capabilities that make it possible for its use in a variety of applications, including the MSX2. CAPTAIN terminals and NAPLPS terminals using the V9938 have already been developed. We hope that the V9938 will be a standard video processing device on a worldwide

This manual was written so as to explain how to set the parameters of the V9938 and is a reference for developing applications and systems software for it.

We are pleased that you have chosen to develop software for the V9938 and that you have referred to this manual for assistance.

Pinally, we would like to express our deep gratitude to the people at NTT as well as the other related manufacturers for their valuable opinions which contributed to the development of the V9938.

> August, 1985 ASCII Corporation

CONTENTS

PART 1 MSX-VIDEO DATA PROCESSOR V9938 USER'S MANUAL

BASIC INPUT AND OUTPUT
1. Accessing the Control Registers 1
2. Accessing the Pallete Registers 1
3. Accessing the Status Registers 2
4. Accessing the Video RAM 2
REGISTER FUNCTIONS 4
1. CONTROL REGISTERS #0 to #23 (Write only) 4
2. STATUS REGISTERS #0 to #9 (Read only)9
TEXT 1 MODE
TEXT 2 MODE
MULTICOLOR HODE 20
GRAPHIC 1 MODE
GRAPHIC 2 AND GRAPHIC 3 MODES
GRAPHIC 4 MODE
GRAPHIC 5 MODE41
GRAPHIC 6 MODE 46
GRAPHIC 7 MODE 50
######################################
COMMANDS54
1. Types of Commands 54
2. Page Concept55
3. Logical Operations 56
4. Explanations of Commands 57
4.1 HMMC (High-speed move CPU to VRAM)
4.2 YMMM (High-speed move VRAM to VRAM, y only) 60 4.3 HMMM (High-speed move VRAM to VRAM) 62
4.4 HMMV (High-speed move VDP to VRAM)
4.5 LMMC (Logical move CPU to VRAM)
4.7 LMMM (Logical move VRAM to VRAM)
4.8 LMMV (Logical move VDP to VRAM)
4.9 LIRE 76
4.11 PSET
4.12 POINT

ordes o

5.	Speeding up the processing of commands	64
6.	Conditions of registers after command execution	85
SPRITES	3	86
1.	SPRITE MODE 1 (G1, G2, MC)	87
2.	SPRITE MODE 2 (G3, G4, G5, G6, G7)	91
3.	Setting the Sprite Colors	9.8
POINTI	NG DEVICES	99
ı.	Light pen	99
2.	Mouse 1	01
SPECIA	L FUNCTIONS	02
1.	Alternate display of two graphics screen pages I	
2.	Interlace display 1	.03
3.	External Synchronization 1	
4.	Superimpose	105
5.	Digitize function	06
6.	Color bus	109

· · · · · · · · ·

PART 2 MSX-VIDEO DATA PROCESSOR LSI DATA SHEET

1.	1400	-Vipeo,	
1.	MD A		
	1-1	Overview	111
	1-2	Peatures	111
	1-3	MSX-VIDEO Block diagram	112
	1-4	MSX-VIDEO circuit example	113
2.	Pin	assignments and functions	114
з.	£le	ctrical characteristics and timing chart	116
	3-1	Absolute maximum ratings	116
	3-2	Recommended operating conditions	116
	3-3	Electrical characteristics under recommended operating conditions	117
	*R DC In Ex CP MS Cor RG Sy Cor RG	ternal input clock timing. ESET Input timing. characteristics. put/output power capacities. ternal output clock timing. U-MSX-VIDEO Interface. X-VIDEO-VRAM interface. mposite video signal output level. nchronize signal output level. signal. nchronize signal. Inchronize signals. Inchronize signals. Inchronize signals. Inchronize signals. Inchronize signals. Inchronize signals. Inchronize signals.	118 118 119 121 123 126 127 128 128 129 132
	4, E	xternal measurements of package	1.34
	5. V	ersion identification]	134

APPENDIX

ì.	Refresh	135
2,	Examples of VRAM Interface	137
З.	Clock oscillation internal circuitry	1 42
4.	Usage of unused pins	1 43
۶.	Cycle mode	1.44
6.	Cycle input	1 45
7.	Display parameters	146
8,	Color palette	148
9.	Composite video color burst	149
10,	Color bus	130
11.	Sprites in GS mode	151

PART 1

MSX-VIDEO DATA PROCESSOR V9938 USER'S MANUAL

BASIC INPUT AND OUTPUT

1. Accessing the Control Registers

There are two ways to set data in the MSX-VIDEO control registers (R#D to R#46), which we will describe below.

1.1 Direct access

Output the data and the register number in sequence to port \$1. Since this order is always used, be careful when you access the MSX-VID£O for an interrupt routine.


MSB	7	6	5	4	3	2	1	0	LSB	
Port #1 First byte		อ6	5۵	D4	Þ3	D2	D1	₽Đ	DATA	
Second by te	1	D				R2		RÖ	REGISTER	#

1.2 Indirect access

Specify the register number in control register R#17 (Control Register Pointer).


First set the register number in R#17 (using direct addressing) by sending data to Port #3. When you set the data in R#17, you can also set its MSB (A11, the autoincrement bit) to control autoincrementing. The data in R#17 cannot be changed by indirect addressing.

If autoincrementing is prohibited, the contents of R#17 will be unchanged, and thus you do not have to reset R#17.



2. Accessing the Pallete Registers

To set data in the MSX-VIDEO palette registers (P#O to P#15/9 bit), you must first set the palette register number in register R#16 (Color palette address pointer) and subsequently output the two bytes of data (in order) through port #2.




3. Accessing the Status Registers

To read the status registers of the MSX-VIDRO (S#0 to S#9), you must first set the register number in R#15 (Status register pointer) and read the data through Port #1.

MS	В 7	6	5	4	3	2	1	0	LSB		
Register #15	G	G	0	0	s3	52	Sl	\$0	Status	register	Ħ
Port #1 Read data	₽7	D6	DS	D4	D3	D2	D1	DΟ	DATA		

4. Accessing the Video RAM

A Video RAM of 128K bytes plus an expansion RAM of 64K bytes can be connected to the MSX-VIDEO. The memory maps for these cases are shown in the map below.



Accessing memory


To access memory, follow the procedure below.

- Switch banks (VRAM to Expansion RAM)
 Set the address counter (A16 to A14)
 Set the address counter (A7 to A0)

- Set the address counter (Al3 to A8), and specify read or write
 Read or write the data


1. Switching banks (VRAN to Expansion RAM)

Since the contents of R#45 (Argument register) do not change each time that memory is accessed, it is not necessary to respecify bit 6 of register R#45 (which specifies banking) every time that you are to do banking.




Setting the address counter (A16-A14)

Set the high-order three bits (Al6 to Al4) of the address counter using register R#14 (VRAM Access base address register).




Setting the address counter (A7 to A0)

Set the low-order eight bits (A7 to A0) of the address counter by outputting data to Port #1.



4. Setting the address counter (Al3 to A8) and specifying read or write

Set the remaining six bits (Al3 to A8) of the address counter and specify read or write by outputting data to Port #1.



5. Reading or writing data

Since the address counter is automatically incremented when data is read from or written to Port #0, you may continually access blocks of data.

- * To access the VRAN, you can also use commands. These commands will
- be explained in a later chapter.
 * Refer to the data sheet for access timings.

·

REGISTER FUNCTIONS

1. CONTROL REGISTERS #0 to #23 (Write only) *32 to #46 (Write only)

1.1 Mode Registers

	MSB	_ ⁷	6	5	4	3	2	1	O	LSB		
R#O		0	DG	IE2	ĪEI	М5	M4 /	жЗ	0	Mode	Register	e
R#1		C	BL	IEO	ыј	₩2	Ó	si	MAG	Mode	Register	1
R#8		MS	Ľ.Þ	ΤP	СВ	٧R	0	SPD	BW	Mode	Register	2
R#9		LN	0	Sl	S0	ĭĿ	ĖO	*NT	DC	Mode	Register	3

* Indicates negative logic.

R#0 DG : Sets the color bus to input mode, and inputs data into the VRAM.

IS2: Enables interrupt from Lightpen by Interrupt Enable 2.

IEl: Enables interrupt from Morizontal scanning line by

Interrupt Enable 1.

M5 : Used to change the display mode. M4: Dised to change the display mode. M3: Dised to change the display mode.

BL : When 1, screen display enabled. When 0, screen disabled.

IEO: Enables interrupt from Horizontal scanning line by

Interrupt Enable 0.

Used to change the display mode. Used to change the display mode.

SI: When 1, sprite size is 16 x 15. When 0, 8 x 8. MA: Sprite expansion; when 1: expanded. When 0, normal.

R#8 MS : When 1, sets the color bus to input mode and enables mouse. When 0, sets the color bus to output mode and disables

when 1, enables light pen. When 0, disables light pen. Sets the color of code 0 to the color of the palette. TP ;

CB:

When 1, sets the color bus to input mode. When 0, sets the color bus to output mode. Selects the type of Video RAM.

Selects the type of video knm.

1 = 64K x 1 bit or 64K x 4 bits.

0 = 16K x 1 bit or 16K x 4 bits.

When 1, disables display of sprite. When 0, displays SPD:

sprite.

When 1, sets black and white in 32 tones. When 0, sets color (available only with a composite encoder).

R#9 LN : When 1, sets the horizontal dot count to 212. When 0, sets the horizontal dot count to 192. S1 : Selects simultaneous mode. S0 : Selects simultaneous mode.

TL: When I, interlace (Complete NTSC timing)

When 0, non-interlace (Incomplete NTSC timing) When 1, displays two graphic screens interchangably by Even field/Odd field.

When 0, displays the same graphic screen by Even

field/Odd field.
*NT: When 1, PAL (313 lines); when 0, NTSC (262 lines).

(For RGR output only)
DC : When 1, sets *DLCLK to input mode; when 0, sets *DLCLK to output mode.

1.2 Table Base Address Registers


The table base address registers are a set of registers to declare the addresses of tables in the VRAM to be used by MSX-VIDEO.

Note that when these registers are accessed, the control codes that the screen may receive depends on the display mode. For this purpose, you must mask the unwanted bits.

	MSB	7	6	5	4	3	2	1	0	LSB
R#2		0	A16	A 15	A1 4	A13	A1 2	AlI	Alc	Pattern name table base address register
R#3		Al 3	A1 2	All	AL 0	А9	ВА	A7	A6	Color table base address register low
R#1	0	a	Q	0	Đ	Đ	Al 5	A15	Al 4	Color table base address register high
R#4		0	0	VJ 6	λ15	A1 4	A13	Al 2	A11	Pattern generator table base address register
R#5		Al 4	Al 3	A1 2	All	A1 0	A9	8A	A 7	Sprite attribute table base address register low
R#1	1	0	0	0	Ç	0	0	Al6	Al 5	Sprite attribute table base address register high
R#6		ņ	0	A16	A15	A1 4	Aì 3	Al 2	All	Sprite pattern generator table base address register

1.3 Color Registers

The color registers are used to control the MSX-VIDEO's text and background screen colors as well as blinking, etc.



TC3 to TC0: Specifies the text color according to TEXT 1 and TEXT 2 modes.

BD3 to BD0: Specifies the back drop color in all display modes.

MSB 7 6 5 4 3 2 1 0 LSB

R#12 T23 T22 T21 T20 BC3 BC2 BC1 BC0 Text color/Back calor register

In TEXT 2 mode, if the attributes for blinking are set, the color set in this register and set in R#7 are displayed alternately.

T23 to T26: Specifies the color of part 1 of the pattern. BC3 to BC0: Specifies the color of part 0 of the pattern.

In the bit map modes of GRAFH4 to GRAFH7, the two pages are alternately displayed (blinked). Place data in this register to set the display page to an odd page to begin blinking. This register is also used in the TEXT2 mode.

ON3 to ON0: Display time for even page OF3 to OF0: Display time for odd page

MSB 7 6 5 4 3 2 1 0 LSB R#20 0 C 0 Ċ Ď 0 0 0 Color burst register 1 R#21 0 0 1 1 1 0 1 Color burst register 2 1 R#22 0 0 Đ 0 0 O 1 Color burst register 3 1

The above values are preset when the power is applied. If all values in the above three registers are set to 0, the color burst signal of the composite video output will be erased.

If the above values are subsequently reset to the preset values, the normal color burst signal will be output.

1.4 Display Registers

The display registers are used to control the display position on the CRT.

M58 7 6 5 3 2 1 0 LSB V3 R#18 VZ V1 ۷Ø H3 **E2** Hl Display adjust register

The above register is used to adjust the display position on the CRT.


H = 7 . . . H = 1, H = 0, H = 15 . . . H = 8 (Left) (Center) (Right)

V = 8 , . . V = 15, V = 0, V = 1 . . . V = 7 (Bottom) (Center) (Top)

MSB 7 6 5 4 3 2 1 0 LSB

R#23 DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0 Display offset register

The above register sets the location of the line to begin display.



MSB 7 6 5 4 3 2 1 0 LSB

R#19 | IL7 | IL6 | IL5 | XL4 | IL3 | IL2 | IL1 | IL0 | Interrupt line register

You may specify interrupts when the MSX-VIDEO begins to display a specified scanning line. To enable the interrupt, use the above register to set the scanning line.

1.5 ACCESS REGISTERS

The access registers are a set of registers used when accessing the MSX-VIDEO registers or the VRAM.

MSB 7 6 5 4 3 2 1 0 LSB
R#14 0 0 0 0 0 Al6 Al5 Al4 VRAM Access base address

When accessing the MSX-VIDEO and the Video RAW (VRAM), set the highorder three blts of the address in the VRAM access base address register.

When data is set in this register, and the VRAM is accessed, if there is a carry from All, the data in the register is automatically incremented. In GRAPHIC1, GRAPHIC2, MULTICOLOR, and TEXTI modes, the data in the register is not automatically incremented.

R#15 0 0 0 0 83 82 81 80 Status register pointer

When reading the MSX-VIDEO status registers (S#O to S#9), set the contents of the Status register pointer.

MSB	7	6			-	_	1	0	I-SB		
R#16	Ó	0	0	Q	C 3	C2	C1	СŮ	Color	palette	address

When setting the color palette of the MSX-VIDEO, set the number of the palette in the Color palette address register.

MSB	7	6	5	4	3	2	I	O	LSB		
R#17	AĭI	0	RS5	RS4	RS3	RS2	RS1	RS0	Control	tegister	pointer

In the MSX-VIDEO, the above control register pointer may be used to access another register. In addition, according to the setting of the AII bit, the data can be automatically incremented.

AII = 1: Auto increment disabled AII = 0: Auto increment enabled

1.6 COMMAND REGISTERS

The following command registers are used when executing a command on the MSX-VIDEO. Details on the use of these command registers will be presented in a later chapter.

ask	7	6	5	4	3	2	1	0	LSB
R#32	SX7	8 X 6	SX5	SX4	sx3	sx2	SXI	SXO	Source X low register
R#33	0	0	0	0	0	D	٥	SX8	Source X high register
R#34	SY7	SY6	SY5	SY4	5¥3	SY2	SYl	SYO	Source Y low register
R#35	0	Q	0	Ó	0	0	SY9	SY8	Source Y high register
1		ş							
R#36	DX7	DX6	DX5	DX4	EXG.	DX2	DX1	OXO	Destination X low register
R#37	0	0	0	0	0	0	0	DX8	Destination % high register
8E#Я	DY7	DY6	DY5	DY4	DY3	DY2	נצם	DYO	Destination Y low register
R#39	Q.	0	0	0	0	0	D¥9	DY 6	Destination Y high register
		····		,					
R#40	NX7	NX6	NX5	NX4	NX3	NXZ	NXI	NXÖ	Number of dots X low register
R#41	D	Đ	0	0	0	0	0	ВХИ	Number of dots X high register
R#42	NY7	NYБ	NY5	NY4	күз	NY2	NY1	NY 0	Number of dots Y low register
R#43	0	0	0	0	0	0	NY9	NYB	Number of dots Y high register
R#44	CH3	CH2	CH1	CH0	СЦ3	CL2	CL1	CLO	Color register
R#45	0	MXC	MXD	MXS	D1 Y	DIX	EQ	MAJ	Argument register
R#46	смз	CM2	CMl	смо	LO3	L02	LOl	L00	Command register

2. STATUS REGISTERS #0 to #9 (Read only)

The following status registers are read-only registers for reporting the status when the MSX-VIDEO is read.

MSB	7	6	5	4	3	5	1	0	LSB	
- 1		$\overline{}$	TT						1	

When S#O is read, this flag is reset.

- S#0 F 5S C Fifth sprite number Status register 0
 F: Vertical scanning interrupt flag
 - 55: Flag for the fifth sprite Five sprites are aligned on the first horizontal line (In the G3 to G7 modes, 9 sprites are allowed)
 - C: Collision flag Two sprites have collided.

Fifth sprite number:
The number of the fifth (or minth) sprite.

MSB 7 6 5 4 3 2 1 0 LSB

S#1 FL LPS Identification # FH Status register 1

FL: Lightpen flag (Lightpen flag set)
If the lightpen is to detect light, this bit as well as the IE2 bit must be both set in order for an interrupt to be enabled. When S#1 is read, FL is reset.

Mouse switch 2 (Mouse flag set)
The second switch on the mouse was pressed.
In this case, when S#l is read, FL is not reset.

LPS: Lightpen switch (Lightpen flag set)
The lightpen switch was pressed.
In this case, when S#1 is read, LPS is not reset.

Mouse switch 1 (Mouse flag set)
The first switch on the mouse was pressed.
In this case, when S#1 is read, LPS is not reset.

Identification number:
The identification number (ID *) of the MSX-VIDEO.

FH: Rorizontal scanning interrupt flag
Horizontal scanning interrupt (which is specified in R#19)
flag. If IEl is set, an interrupt is enabled. When S#1
is read, FH is reset.

MSB 7 6 5 4 3 2 1 0 LSB

S#2 TR VR HR BD 1 1 EO CE Status register 2

TR: Transfer ready flag
When the CPU sends commands to the VRAM and other devices,
the CPU checks this flag while transferring data. When this
flag is set to 1, transfer may be done.

Valant

UR reset

Set during Valant of Paraer

V9938 MSX-VIDEO USER'S MANUAL

VR: Vertical scanning line timing flag puring vertical scanning, this flag is set to 1.

HR: Horizontal scanning line timing flag & Set durny Holank
During horizontal scanning, this flag is set to 1.

BD: Boundary color detect flag
When the search command is executed, this flag detects
whether the boundary color was detected or not.

EG: Display field flag
When 0. indicates the first field.
When 1. indicates the second field.

CE: Command execution flag Indicates that a command is being executed.

MSB	7	6.	5	4	3	2	1	0	I.SB
\$#3	Х7	Х6	хs	X4	ХЗ	Х2	XI	ХO	Column register low
S#4	1	1	1	1	1	1	1	ХB	Column register high
S ‡ 5	¥7	Y 6	¥5	¥4	Y3	Y2	Yl	ΥO	Row register low
S#6	1	ı	1	1	ì	1	ΕQ	¥θ	Row register high

The above registers are set to indicate the collision location of sprites, the location of lightpen detection, and the relative movement of the mouse.

			_		_					
\$ \$ 7	C7	C6	C5	C4	C3	C2	C1	C0	Color	register

The above color register is used when the POINT and VRAM to CPU commands are executed. The VRAM data is set in this register.

S#8	BX7	вхб	вх5	BX4	вхэ	BX2	BXl	BX0	Borđer	x	register	Low
5#9	1	1	ī	1	1	1	1	вха	Border	х	register	hiah

When the search command is executed and the border color has been detected, the X coordinate is set in the above registers.

TEXT 1 MODE

Characteristics

- Pattern size ; 6 dots (w) x 8 dots (h) - Patterns : 256 types
- Screen pattern count : 40 (w) x 24 (h) patterns
- Pattern colors : Two colors out of 512 colors (per screen)
- VRAM area per screen : 4K bytes

Controls

- Pattern font : VRAM pattern generator table - Screen pattern location : VRAN pattern name table - Pattern color code 1 : High-order four bits of R#7
- Pattern color code 0 : Low-order four bits of R#7
- Background color code : Low-order four bits of R#7

Initial Settings

1. Mode and Register Settings

	MSB	7	6	5	4	3	2	ì	0	L58		
R#0		0	DG	IE2	IE1	D*	Ç*	0*	0	Mode	register	0
R#1		0	BL	1E0	1*	Đ*	0	sī	MAG	Mode	register	1
R#5		MS	LP	ΤP	CB	٧R	0	SPD	BW	Mode	register	2
R#9		LN	Q.	Sl	SÜ	11,	£0 1	*NT	DC	Mode	register	3

Examples of settings in TEXT 1 mode

** Indicates negative logic All other bits are set accordingly


- 2. Pattern Generator Table Settings
- The pattern generator table is an area that stores the pattern fonts. Each pattern has a number from PNO to PN255.
- The font for each pattern is constructed from 8 bytes, and the lower two bits of each of the eight bytes is not displayed.

 Set the beginning (head) address of the pattern generator table is
- register R#4.

	MSB	7	6	5	4	3	2	1	0	LB
R#4		0	a	A16	A15	Al 4	Al3	A1 2	All	Pattern generator table base address register

Pattern generator table

(x=1, 0=0)



- Pattern name table settings
- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
 Set the beginning (head) address of the pattern name table in register R#2.


	MSB	7	6	5	4	3	2	1	0	LSB	
R#2		0	A16	A15	Al 4	A13	A1 2	All	A1 0	Pattern name	table
										base address	register

Pattern name table


...

(0,0)	Base address O		θ	1	2	3			39
(1,0)	1 ^	8	0	1	2	3	-	٠ T	39
(2, 0)	2	1	40	41	42	43	¯. ,	• 1	79
	:	-	:	:	:	:	- :	:	:
(39, 0)	. 39	22	880	991	<u>.</u>			-	919
{ 0, 1}	40	23 ¥	920	921	- '	•	•	·]	959
	:	Scr	een di	splay	corr	espor	idence	ė	
(39,23)	959								

4. Color register settings



Example of VRAM allocation in TEXT 1 mode



TEXT 2 MODE

Characteristics

- Pattern size : 6 dots (w) x 8 dots (h)
- Patterns : 256 types
- : BO (w) x 24 (h) patterns 80 (w) x 26.5 (h) patterns : Possible for each character - Screen pattern count - Pattern blinking
- Pattern colors : Two colors out of 512 colors (per screen),
- four if using blinking
- VRAM area per screen : 8K bytes

Controls

- Pattern font : VRAM pattern generator table
- Screen pattern location : VRAN pattern name table
- Blink attributes
- : VRAM color table : Bigh-order four bits of R#7 - Pattern color code 1 - Pattern color code 0 : Low-order four bits of R#7 - Background color code : Low-order four bits of R#7 - Pattern color code l : High-order four bits of R#12
- (Used for blinking) - Pattern color code 0 : Low-order four bits of R#12 (Used for blinking) . F.

Initial Settings

1. Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	82.1		
R#0		0	DG	IE2	IEI	0*	1*	0*	0	Mode	register	0
R#1		Đ	BL	IE0	1*	D*	0	នា	MAG	Mode	register	1
R#B	:	MS	LP	ŤP	CB	VR	0	SPD	₿W	Mode	register	2
R#9		LN	O	51	S0	ΙL	EQ	**141	DC	Mode	register	3

- Examples of settings in TEXT 2 mode
- ** Indicates negative logic
 In this display mode, if LN is set to 1, 26.5 lines are selected, and if LN is set to 0, 24 lines are selected.
- All other bits are set accordingly

2. Pattern Generator Table Settings


- The pattern generator table is an area that stores the pattern fonts.
- Each pattern has a number from PNO to PN255.
- Set the beginning (head) address of the pattern generator table in register R#4.

	MSB	7	6	5	4	3	2	1	0	L5B
₽ # 4		0	Û	A16	Al5	A1 4	A) 3	A1 2	All	Pattern generator table base address register


- The fort for each pattern is constructed from 8 bytes, and the lower two bits of each of the eight bytes is not displayed.

Pattern generator table


(X≈1. O≈0)



- 3. Pattern name table settings
- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
 If LN is set to 0, the screen display pattern is 80 (w) x 24 (h); and if LN is set to 1, the screen display pattern is 80 (w) x 26.5 (h). The upper half of the 27th pattern (h) is displayed.
 Set the beginning (head) address of the pattern name table in register R#2.



Fattern name table




4. Color table settings

- In TEXT 2 mode, each pattern has a separate bit for the attribute area, and if this bit is set to 1, the pattern blink attribute will be set.
- Set the beginning (head) address of the color table in registers R#3 and R#10.

MSB	_7_	6	5	4	3	2	ī	0	LSB
R#3	A13	A1 2	All	ALO.	P4		ì		Color table
R#10	0	0	0	0			A15		base address registers

COLOR TABLE




- 5. Color register settings
- Set the color for pattern 1 in the high-order bits of register R#7. Set the color for pattern 0 in the low-order bits of register R#7.

	MSB	7		5	-	_	_		-	£SB	
₽#7		тсз	TC2	TCl	TCO	BD3	BD2	BD1	BD0	Text color/Back	drop

Set the blink attribute for the corresponding pattern by setting an alternate color code in register R#12. The pattern will be blinked by using the color codes set in registers R#7 and R#12.

	MSB	7	6	5	4	3	2	1	0	LSB
R#12		T2 3	T22	T21	T20	всз	BC2	BC1	BCO	Text color/Back color register


- 6. Blink register settings
- The color codes set in registers R#7 and R#12 will be alternately displayed for blinking; however, the blinking period attribute (time on and time off) can also be set in register R#13.



- The data for the ON and OFF times are shown below.(NTSC)

DATA (Binary)	TIME (ms)	1747
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1	0 166.9 333.8 500.6 667.5 834.4 1001.3 1168.2 1335.1 1501.9 1668.8 1835.7 2002.6 2169.5 2169.5 2336.3 2503.2	02000000000000000000000000000000000000

Example of VRAM allocation in TEXT 2 mode



MULTICOLOR MODE

Characteristics

- Screen composition : 64 (w) x 48 (h) color blocks - Color blocks : Sixteen colors out of 512 colors - Sprite mode : Sprite mode 1
- Sprite mode : Sprite mode VRAM area per screen : 4K bytes

Controls


- Color block color code
- Color block location
- Background color code
- Sprites
- Sprites
- Color block location
- WRAM pattern mane table
- VRAM sprite attribute table
- VRAM sprite pattern table

Initial Settings


1. Mode and Register Settings

	nsb	7	6	5	4	3	2	1	0	I.SB		
R#0		0	DG	IE2	IE1	0*	0*	0*	Q	Mode	register	0
R#1		Ð	BL.	IEO	p.e	1*	0	SI	MAG	Mode	reģister	1
R#8		MS	ĹР	TP	CB	VR	0	SPD	BW	Mode	register	2
R#9		LN	0	S1	S 0	IĻ,	EQ 3	**%T	20	Mode	register	3


- * Examples of settings the display mode to the MULTICOLOR mode ** Indicates negative logic
- 2. Pattern Generator Table Settings
- The pattern generator table is an area that stores the colors of the color blocks.
- Each pattern is made up of four color blocks. These patterns are approximately 8 x 8 when the dots available for the screen display area is 256 x 192 dots.




- In the MULTICOLOR mode, two bytes are used for each pattern, and each pattern includes four color blocks.




 In the MULTICOLOR mode, for each pattern name, there are four corresponding color blocks, and according to the y-coordinate, the pattern names are automatically set.



Set the beginning (head) address of the pattern generator table in register R#4.




Pattern generator table




- 3. Pattern name table settings
- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern number.

Pattern name table




- Set the beginning (head) address of the pattern name table in register R#2.



Pattern name table

(0,0)	Base address Q
(1,0)	1
(2, 0)	2
	•
(31, 0)	31
(0,1)	32
	•
(31,23)	767

4. Color register settings




5. Sprite settings

- Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 1.

	MSB	7	6	5	4	3	2	ì	8	LSB
R#5		A1 4	Al 3	A1 2	A11	λld	A9	8A	Α7	Sprite attribute table
R#11		0	0	0	0	0	0	A1 6	A15	base address register
R #6		0	Ó	A16	A15	Al 4	A) 3	AI 2	Al l	Sprite pattern generator table base address register

Example of VRAM allocation in MULTICOLOF mode



GRAPHIC 1 MODE

Characteristics

- : 8 dots (w) x 8 dots (h) : 256 types : 32 (w) x 24 (h) patterns : 16 colors out of 512 colors (per screen) : Sprite mode 1 - Pattern size - Patterns
- Screen pattern count Pattern colors Sprite mode
- Sprite mode
- VRAM area per screen : 4K bytes

Controls

- Pattern font : VRAM pattern generator table
- Screen pattern location : VRAM pattern name table
 Pattern color codes 1 & 0 : Can be specified as a group for each
 8-pattern set, in the VRAM color table
 Background color code : Low-order four bits of R#7
 Sprites : VRAM sprite attribute table, VRAM sprite
 pattern table

Initial Settings

Mode and Register Settings

	MSB	7	6	5	4	3	2	1	Ð	LSB		
ROO		٥	DG	1 £2	181	0*	0*	0*	Ð	Mode	register	Q
R#1		0	BL	IEO	g *	0*	0	SI	MAG	Mode	register	1
R#8		MS	LP	ΤP	СВ	VR	0	SPÞ	BW	Mode	register	2
R#9		LN	a	Sl	50	II.	EO	**NT	DC	Mode	recister	3

* Examples of settings in GRAPHIC 1 mode ** Indicates negative logic


- 2. Pattern Generator Table Settings

- The pattern generator table is an area that stores the pattern fonts.
 Each pattern has a number from PNO to PN255.
 The font for each pattern is constructed from 8 bytes.
 Set the beginning (head) address of the pattern generator table in register R#4.

	MSB	7	6	5	4	3	2	1	0	I-SB
R#4		0	٥	A1 6	A15	λ1 4	Al 3	A1 2	A1 1	Pattern generator table base address register

Pattern generator table


(X=1, O=0)




- 3. Pattern name table settings
- The pattern name table is composed of one byte for each screen
- pattern. Each byte specifies a unique pattern.
 Set the beginning (head) address of the pattern name table in register R#2.

	MSB	7	6	5	4	3	2	1	ũ	t/SB	
R#2		0	Al 6	A15	Al 4	A13	Al 2	All	AJ 0	Pattern name base address	table register

Pattern name table




4. Color register settings




- 5. Color table settings
- The colors for pattern color 1 and pattern color 0 are set in groups
- of eight patterns.

 Set the beginning (head) address of the color table in registers R#3 and R#10.



Color table




Sprite settings

 Set the beginning (head) address of the sprite attribute table in registers R#S and R#II; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details on sprites, see the section on SPRITE MODE 1.

	MSB	7	6	5	4	3	2	1	0	LSB
R#5		A14	A13	A1 2	All	A1 0	A9	8A	A7	Sprite attribute table
R#11		Q	0	0	Ó	Đ	0	A16	A1 5	base address register
R#6	ļ	Đ	0	A16	A1 5	A1 4	A13	A1 2	A11	table base address
										register

Example of VRAM allocation in GRAPHIC 1 mode



GRAPHIC 2 AND GRAPHIC 3 MODES

Characteristics

- Pattern size : 8 dots (w) x 8 dots (h)
- Patterns : 768 types
- Screen pattern count
- : 32 (w) x 24 (h) patterns : 16 colors out of 512 colors (per screen) : Sprite mode 1 (GRAPHIC 2) - Pattern colors
- Sprite modes Sprite mode 2 (GRAPHIC 3)
- VRAM area per screen : 16K bytes
- * The GRAPHIC 2 and GRAPHIC 3 modes are identical except for the sprite modes.


Controls

- Pattern font : VRAM pattern generator table

- Pattern font for vam pattern generator table vam pattern name table value for codes 1 s 0 : Can be specified as a group for each raster, in the VRAM color table sprites value table value table value table value table value table. pattern table

Initial Settings

1. Mode and Register Settings



- * Examples of settings in GRAPHIC 2 mode or GRAPHIC 3 mode ** Indicates negative logic All other bits are set accordingly.

- 2. Pattern Generator Table Settings
- The pattern generator table is an area that stores the pattern fonts. Each pattern group has a number from PNO to PN255; and since each
- group may have three members, 768 patterns may be specified.

 The font for each pattern is constructed from 8 bytes.

 Set the beginning (head) address of the pattern generator table in register R#4.


	MSB	7	6	5	4	3	2	1	0	I:SB
R#4		0	0	A16	A15	A1 4	A1 3	1	1	Pattern generator table base address register

3. Color table settings


- The colors for pattern color 1 and pattern color 0 are set as a group of one raster.
- The color table corresponds to the pattern generator table on a oneto-one basis.
- Set the beginning (head) address of the color table in registers R#3 and R#10.


1	MSB	7	6	5	4	3	2	1	Đ	LSB
R#3		A13	1	1	1		1	1	1	Color table base address
R#10		0	0	0	Ò	0		A15	A1 4	register

4. Color register settings



Pattern generator table






- Pattern name table sertings
- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
 The upper, middle, and lower parts of the screen can be used as three different parts, for a total of 768 patterns.


Pattern name table

(0,0)	Pattern display area for upper third of screen (256 bytes)	(31, 0)
(0,7)		(31, 7)
(0,8)	Pattern display area for middle	(31, 8)
(0,15)	third of screen (256 bytes)	(31,15)
(0,16)	Pattern display area for lower	(31,16)
(0,23)	third of Screen (256 bytes)	(31,23)

- Set the beginning (head) address of the pattern name table in register R#2.



Pattern name table




4. Sprite settings


- Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites pertaining to GRAPHIC 2 mode, see the section on SPRITE MODE 1, and for details about sprites pertaining to GRAPHIC 3 mode, see the section on SPRITE MODE 2.

	MSB	7	. 6	5	4	3	2	1	Û	LSB
R#5		Al4	A13	A12	A11	A10	A9	A8	A.7	Sprite attribute table
R#11		0	Đ	0	0	Ç.	0	Al6	A15	base address register
F.#6		6	0	A16	A15	A1 4	Al 3	A1 2	Al 1	Sprite pattern generator table base address register

Example of VRAM allocation in GRAPHIC 2 mode



Example of VRAM allocation in GRAPHIC 3 mode



GRAPHIC 4 MODE

Characteristics

Initial Settings

.

- Bit-mapped Graphics Mode Screen size
- : 256 (w) x 212 (h) dots 256 (w) x 192 (h) dots : 16 colors out of 512 colors (per screen) : Sprite mode 2 - Screen colors - Sprite mode
- VRAM area per screen : 32K bytes

Controls

- Graphics : VRAM pattern name table
- Background color code - Sprites
- : Low-order four bits of R#7 : VRAM sprite attribute table, VRAM sprite pattern table


1. Mode and Register Settings

	MSB	7	5	\$	4	3	2	1	0	Ł <i>S</i> B		
£#0		G	DG		IEl		•	1 -	0	Mode	register	0
R#1		6	BL	ieo	0*	0*	f _	•	MAG	Mode	reçister	1
R#6		MS	LP	TP	CB	VR	0	SPD	₿₩	Mode	register	2
R#9		ГN	0	\$1	\$O	IL	EQ.	r/×	DÇ	Mode	reçister	3


- * Examples of settings in GRAPHIC 4 mode ** Indicates negative logic In GRAPHIC 4 mode, if LN is set to 1, the screen height is 212 dots, and if LN is set to 0, the screen height is 192 dots. All other bits are set accordingly.

2. Pattern name table settings

 The pattern name table is composed of one byte for every two dots on the screen. A color can be assigned for each dot from a selection of 16 colors out of 512 colors.




- Set the beginning (head) address of the pattern name table in register R#2.



Pattern name table


MSB	7	6	5	4	3	2	1	0	L\$B
1		0	(1)			1,	0)		Base address
2		2	Q)			3,	0)		Set the color code for each
	•								dot in this table.
	- - }							;	
127		254,	0)			255	0)		
128		(0,	1)			1,	1)		
			•						
·								:	
27134		252,	211}			253,	211)		
27135		254,	231)			255,	211)		

3. Color register settings




4. Sprite settings

Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 2.



Example of VRAM allocation in GRAPHIC 4 mode



GRAPHIC 5 MODE

Characteristics

- Bit-mapped Graphics Mode
- Screen size
- : 512 (w) x 212 (h) dots 512 (w) x 192 (h) dots : 4 colors out of 512 colors (per screen) : Sprite mode 2
- Screen colors Sprite mode VRAM area per screen
- : 32K bytes

Controls

- Graphics
- Background color code
- : VRAM pattern name table : Low-order four bits of R#7 : VRAM sprite attribute table, VRAM sprite pattern table - Sprites


Initial Settings

1. Mode and Register Settings


	MSB	7	6	5	4	3	2	1	0	LSB		
R#0		G	DG	1E2	IEI	1*	0.	0*	a	Mode	register	0
R#1		0	BL	1E0	0*	0*	0	sī	MAG	Mode	register	1
R#8		MS	LP	TP	СВ	VR	Û	SPD	BW	Hode	register	2
R#9		LN	0	Ş1	SÖ	IL	ΕO	*NT	DC.	Mode	register	3

- * Examples of settings in GRAPHIC 5 mode ** Indicates negative logic In GRAPHIC 5 mode, if LN is set to 1, the screen height is 212 dots, and if LN is set to 0, the screen height is 192 dots. All other bits are set accordingly.


- 2. Pattern name table settings
- The pattern name table is composed of one byte for every four dots on the screen. A color can be assigned for each not from a selection of 4 colors out of 512 colors.




- Set the beginning (head) address of the pattern name table in register R#2.



Pattern name table




3. Color register settings



4. Sprite settings


Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 2.




5. Hardware tiling function

......

- In GRAPHIC 5 mode, a hardware tiling function processes the sprite In GRAPHIC 5 mode, a hardware tiling function processes the sprite and background colors. For these colors, you can specify four bits; however, of these four bits, the higher-order two bits specify the color code of the even dots, and the lower-order two bits specify the color code of the odd dots of the x-coordinate (0 to 511).
 In GRAPHIC 5 mode, the size of one dot of a sprite is approximately twice that of a graphics dot; however, when this tiling function is used, one dot of a sprite may be displayed in two colors.
 The even and odd dots of the background color may also be specified in the same manner.
- in the same manner.



Example of VRAM allocation in GRAPHIC 5 mode



CRAPHIC 6 MODE

Characteristics

- Bit-mapped Graphics Mode
- Screen size
- : 512 (w) x 212 (h) dots 512 (w) x 192 (h) dots : 16 colors out of 512 colors (per screen) : Sprite mode 2 : 128K bytes (Two screens) - Screen colors
- Sprite mode
- VRAM area per screen
- * To use this mode, the VRAM must have 128K bytes.

Controls

- : VRAM pattern name table - Graphics
- : Low-order four bits of R#7 - Background color code : VRAM sprite attribute table, VRAM sprite pattern table - Sprites

Initial Settings


Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	LSB -		
R#0		Ģ	DG	1E2	ïEl	1*	0*	1*	0	Mode	register	Ó
R#1		0	BL	1E0	0*	0*	0	sī	MAG	Mode	register	1
R#8		HS	LP	TP	СB	VR	0	SPD	BW	Mode	register	2
R#9		LN	To	Sl	so	11L	EO	**NT	DC	Mode	register	3


* Examples of settings in GRAPHIC 6 mode ** Indicates negative logic In GRAPHIC 6 mode, if IN is set to 1, the screen height is 212 dots, and if IN is set to 0, the screen height is 192 dots. All other bits are set accordingly.

or oppositional assessment to the control of the co


- 2. Pattern name table settings
- The pattern name table is composed of one byte for every two dots on the screen. A color can be assigned for each dot from a selection of 16 colors out of 512 colors.




 Set the beginning (head) address of the pattern name table in register R#2.



Pattern name table




3. Color register settings




4. Sprite settings

Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 2.



Example of VRAM allocation in GRAPHIC 6 mode



GRAPHIC 7 MODE

Characteristics

- Bit-mapped Graphics Mode
- Screen size : 256 (w) x 212 (h) dots 256 (w) x 192 (h) dots
- Screen colors Sprite mode VRAM area per screen
- : 255 colors (per screen) : Sprite mode 2 : 128K bytes (Two screens)
- * To use this mode, the VRAM must have 128K bytes.

Controls

- Graphics
- : VRAM pattern name table
- Sackground color code Sprites : Low-order four bits of R#7 : VRAM sprite attribute table, VRAM sprite

pattern table

Initial Settings


1. Mode and Register Settings

	MSB	7	- 6	5	4	3	2	1	0	LSB.		
R#0		0	ĎĢ	162	IEI	1*	1*	1*	0	Kođe	register	0
R#1		0	BL.	1E0	0*	0*	D	Sī	MAG	Mode	register	1
R#8		MS	LP	TP	СВ	VR	0	SPD	B₩	×oαe	register	2
R#9		LN	Đ	Sl	so	11.	EC	*NT	DÇ	Mode	register	3


- * Examples of settings in GRAPHIC 7 mode
- ** Indicates negative logic

In GRAPHIC 7 mode, if LN is set to 1, the screen height is 212 dots, and if LN is set to 0, the screen height is 192 dots. All other bits are set accordingly.

- 2. Pattern name table settings
- The pattern name table is composed of one byte for every dot on the screen. A color can be assigned for each dot from a selection of 256 colors.




- Set the beginning (head) address of the pattern name table in register R*2.




Creen Ista I sive

V9938 MSX-VIDEO USER'S MANUAL

Pattern name table



3. Color register settings




4. Sprite settings

- Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 2.

	MSB	. 7	6	5	4	3	2	1	0	LSB
R#5		A1 4	A13	Al 2	Al I	Al 0	1	1	1	Sprite attribute table
R#11		0	0	0	0	0	ō	Al6	A15	base address register
R#6		0	٥	A16	A15	A1 4	A13	Al 2	Al l	Sprite pattern generator
										table base address register

Example of VRAM allocation in GRAPHIC 7 mode



COMMANDS

1. Types of Commands

It is very easy to use MSX-VIDEO commands to perform functions such as LINE and PSET for use with graphics, and for transferring parts of the screen.

Summary of Commends

Command Name	Destination	Sour ce	Late	Mnemonic	CM3	CM2	CMI	CMD
Righ-speed	VRAN VRAN	CPU VRAN	Byte Byte	HMMC YMMM	1	1	1	1
	VRAM VRAM	VRAM	Bŷte	HMMH	1	i	ō	0
Logical move	VRAN	V DP CPU	Byte fot	LMMC	1	1 0	1	0
	CPU VRAM	VRAN VRAN	Dot	LMCM LMMM	1	¢	î	ç
Line	VRAM VRAM	VDP	Dot	LMMV	i	0	0	Ô
Search	VRAM	VDP VDP	Dot	LINE	0	1	1	1
Pset Point	VRAM VDP	VDP VRAM	Dot	PSET	0	ï	ō	ì
Invalid Invalid	1	1]	TOIN!	0	0	1	1
Invalid					0	0	1 0	0
Stop	ļ		-		0	ō	ō	ō

Commands are executed in the MSX-VIDEO by writing the data into R#46 (the Command Register, hereafter abbreviated CMR), and setting bit 0 of status register S#2 (CE/Command Execute) to 1. Before this can be done, the necessary parameters must be first have been set in registers R#32 to R#45.
 When the command execution is complete, CE is set to 0.
 To abort a command while it is being executed, execute a STOP.
 The results of command execution are only guaranteed during bit map mode (Graph4 to Graph7).

2. Page Concept

The parameters used for the MSX-VIDEO are all x-y coordinates. In other words, the internal command processor of the MSX-VIDEO accesses the entire VRAM area as x-y coordinates of the display mode.

When a screen is to be displayed, 212 lines of the same page are displayed (selected by $R \neq 23$). To select the page to be displayed, use $R \neq 2$.

When a command is being executed, the contents of the display screen are ignored.

The display modes and their relationships to the coordinates are shown in the table below.

GRAPH 4 Address GRAPH 5 H00000 (0,0) (255,0) (0,0) (511,0)Page 0 Page 0 (0,255) (0,255) (511,255) (255,255) H 0 0 0 9 0 (0,256) (255,256) (0.256)(511,256) Page 1 Page 1 (0,511) (255,511) (0,511) (511,511) 10000H (0,512) (255,512) (0,512)(511,512) Page 2 Page 2 (0,767) (0,767) (255,767) (511,767) 18000# (511,76B) (0,768)(255,768) (0.768)Page 3 Page 3 (0,1023) (511,1023) (0,1023) (255,1023) 1FFFFH

GRAZII	•		
(0,0)	*	{255,0}	00000н
(0,255)	Page	(255,255)	10000H
(0,256)		(255,256)	100001
(0,511)	Page	(255,511)	 1 5 7758
			76666

CORDS 7

<u></u>	
(0,0)	(511,0)
(0,255)	Page 0 (511,255)
(0,256)	(511,256)
(0,511)	Page 1 (511,511)

GRAPH 6

3. Logical Operations

When the LINE, PSET, and LOGICAL MOVE commands are executed on the MSX-VIDEO, the operations may be performed on the color on the screen. To do logical operations on the MSX-VIDEO, write the lower four bits of R#46 (Command register) simultaneously when you specify the command.

Summary of Logical Operations


^{*} SC = Source Color code * DC = Destination Color code * EOR = Exclusive OR

- 4. Explanations of Commands
- 4.1 HMMC (High-speed move CPU to VRAM)

The HMMC command transfers data from the CPU to the Video or expansion RAM in a specified rectangular area (in x-y coordinates) via the MSX-VIDEO.

Since the data to be transferred is done in units of one byte, there is a limitation, according to the display mode, on the value for x.

Video or Expansion RAM



4.1.1 HMMC Execution Order

First, set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select destination memory

0: Video RAM 1: Expansion RAM

DX: Basic x-coordinate of destination (0 to 511) *I

DY: Basic y-coordinate of destination (0 to 1023)

NX: Dots to move in x-direction (0 to 511) *1

NY: Dots to move in y-direction (G to 1023)

*1 Note that in the G4 and G6 modes, the lower one bit, and in the G5 mode, the lower two bits, are lost.

DIX: Direction for NX from x-coordinate of destination

0: Right l: Left


DIY: Direction for NY from y-coordinate of destination 0: Down 1: Up

CLR (R#44:Color register):

First byte of data to be transferred

- After you specify the above data, execute the command by writing 1 1 1 1 0 0 0 0 B into the CMR(R#46:Command register).
- 3. While checking TR and CE in Status Register S#2, send the second byte and all bytes following into the CLR register.


4.1.2 Setting up the HMMC register



4.1.3 Execution of HMMC commands


MSB	7	6	5	4	3	2	1	0	LSB
R#46	ī	1	1	1	-		-	_	ÇMR

4.1.4 Flowchart of HMMC execution



4.2 YMMM (High-speed move VRAM to VRAM, y only)

The YMMM command transfers data from the area specified by DX, SY, NY, DIX, DIY and the right (or left) edge of the Video RAM, in the ydirection determined by DY.




4.2.1 YMMM Execution Order

- Pirst, set the necessary parameters in the command register of the MSX-VIDEO.
 - MXD: Select destination memory

 - 0: Video RAM 1: Expansion RAN
 - DY: Basic y-coordinate of destination (0 to 1023)
 - Basic x-coordinate of source point (0 to 511) *1
 Basic y-coordinate of source point (0 to 1023)
 - SX:
 - Dots to move in y-direction (0 to 1023)
 - *1 Note that in the G4 and G6 modes, the lower one bit, and in the G5 mode, the lower two bits, are lost.
 - DIX: Direction for x-coordinate of source point to the right or left end of screen


 - 0: Right 1: Left
 - DIY: Direction of source point from NY
 - 0: Down 1: Up
- 2. After you specify the above data, execute the command by writing 1 I I I 0 0 0 0 B into the CMR(R*46:Command register).
- The above procedure will execute the YMMM command in the MSX-VIDEO. While executing the YMMM command, the CE bit of the status register (S \sharp 2) will be set to 1, and when the command is complete, it will be reset to 0.

4.2.2 Setting up the YMMM register



4.2.3 Execution of YMMM Commands

.· ····· ·· :



4.3 HMMM (High-speed move VRAM to VRAM)

The HMMM command transfers data in a specified rectangular area from the VRAM or the expansion RAM, ${\sf VRAM}$ or the expansion RAM,

Since the data to be transferred is done in units of one byte, there is a limitation, according to the display mode, on the value for x.

(SX, SY) NX · → DIX ΝY DIY (DX, DY)

Video or Expansion RAM

4.3.1 HMMM Execution Order


- 1. First, set the necessary parameters in the command register of the MSX-VIDEO.
 - Select source memory 0: Video RAM MXS:

 - 1: Expansion RAM
 - Select destination memory 0: Video RAM MXD :

 - 0: Video km. 1: Expansion RAM
 - SX: Source point x-coordinate (0 to 511) *1
 - SY: Source point y-coordinate (0 to 1023)
 - Dots to move in x-direction (0 to 511) *1 NK:
 - Dots to move in y-direction (0 to 1023) NY:
 - Direction for NX from source point DIX:
 - 0: Right 1: Left
 - DIY; Direction for NY from source point
 - 0: Down
 - 1: 0p
 - DX: Basic x-coordinate of destination (0 to 511) *1 Basic y-coordinate of destination (0 to 1023)
 - DY:
 - *1 Note that in the G4 and G6 modes, the lower one bit, and in the G5 mode, the lower two bits of SX, DX, and NX, are lost.
- 2. After you specify the above data, execute the command by writing 1 1 0 1 0 0 0 0 m into the CMR(R#46:Command register).

3. The above procedure will execute the HMMM command in the MSX-VIDEO. While executing the HMMM command, the CE bit of the status register $\{\$42\}$ will be set to 1, and when the command is complete, it will be reset to 0.

4.3.2 Setting up the HMMM register




4.3.3 Executing the HMMM command

	MSB	7	6	5	4	3	2	1	0	LSB
R#46		1	1	Ð	ļ		-	_	-	CMR

4.4 HMMV (High-speed move VDP to VRAM)

The HMMV command is used to paint in a specified rectangular area of the VRAM or the expansion RAM.

Since the data to be transferred is done in units of one byte, there is a limitation, according to the display mode, on the value for x.



4.4.1 HMMV Execution Order

Pirst, set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select destination memory

0: Video RAM 1: Expansion RAM

Dots to move in x-direction (0 to 511) *1 Dots to move in y-direction (0 to 1023) KX:

NY:

DIX: Direction for NX from source point

0: Right 1: Left

Direction for NY from source point DIY:

0: Down 1: Up


DX: Basic x-coordinate of destination (0 to 511) *1 Basic y-coordinate of destination (0 to 1023)

*1 Note that in the G4 and G6 modes, the lower ore bit, and in the G5 mode, the lower two bits of DX and NX, are lost.


CLR: Color code data

- After you specify the above data, execute the command by writing 1 1 0 0 0 0 0 0 into the CMR.
- 3. The above procedure will execute the HMMV command in the MSX-VIDEO. While executing the HMMV command, the CE bit of the status register (S#2) will be set to 1, and when the command is complete, it will be reset to 0.

4.4.2 Setting up the HMMV register



4.4.3 Executing the HMMV command




......

4.5 LMMC (Logical move CPD to VRAM)

The LMCC command transfers data from the CPU to the Video or expansion RAM in a specified rectangular area (in x-y coordinates) via the MSX-

Since the data to be transferred is done in units of dots, logical operations may be done on the destination points.

Video or Expansion RAM



4.5.1 LMMC Execution Order

First. set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select destination memory

0: Video RAM 1: Expansion RAM

DX t

Basic x-coordinate of destination (0 to 511) Basic y-coordinate of destination (0 to 1023)

Dots to move in x-direction (0 to 511) Dots to move in y-direction (0 to 1023) NY:

Direction for NX from x-coordinate of destination

0: Right 1: Left

DIY: Direction for NY from y-coordinate of destination


0: 1: Down

qΰ


CLR: First byte of data to be transferred

- After you specify the above data, execute the command. Write 1 0 1 1 B into the higher four bits of the command register (CMR), and place the logical operation code in the lower four bits of CMR.
- While checking TR and CE in Status Register S\$2, send the second byte and all bytes following into the CLR register.

4.5.2 Setting up the LMMC register




4.5.3 Execution of LMMC commands



1

4.5.4 Flowchart of LMMC execution



4.6 LMCM (Logical move VRAM to CPU)

The LMCM command transfers data from the Video or expansion RAM to the CPU, in a specified rectangular area (in x-y coordinates) via the MSX-VIDEO.

The data is transferred in units of dots.

Video or Expansion RAM

(SX,SY)

NY

NY

DIX

MSXVideo or Expansion RAM

CPU

4.6.1 LMCM Execution Order

 First, set the necessary parameters in the command register of the MSX-VIDEO.

MXS: Select source memory 0: Video RAM 1: Expansion RAM

SX: Basic x-coordinate of source point (0 to 511) SY: Basic y-coordinate of source point (0 to 1023)


NX: Dots to move from source point in x-direction (0 to 511)
NY: Dots to move from source point in y-direction (0 to 1023)

DIX: Direction for NX from x-coordinate of source point
0: Right
1: Left


DIY: Direction for NY from y-coordinate of source point 0: Down 1: Up

- After you specify the above data, execute the command by writing 1 0 1 0 0 0 0 0 B into the CMR.
- While checking TR and CE in Status Register S#2, read Status Register S#7.


4.6.2 Setting up the LMCM register



4.6.3 Execution of LMCM commands



4.6.4 Flowchart of LMCM execution



Notes 1. TR must be reset before the command is executed. Read Status Register #7 when you set up the MSX-VIDEO.


2. Even though the data is set in Status Register #7 and TR=1, the command will be completed within the MSX-VIDEO and CE is set to 0.

4.7 LMMM (Logical move VRAM) to VRAM)

The LMMM command transfers data in a specified rectangular area from the VRAM or the expansion RAM.

Since the data to be transferred is done in units of dots. logical operations may be done on the destination data.

Video or Expansion RAM



4.7.1 LMMM Execution Order


- First, set the necessary parameters in the command register of the MSX-VIDEO.
 - MXS: Select source memory 0: Video RAM

 - 1: Expansion RAM
 - MXD: Select destination memory


 - 0: Video RAM 1: Expansion RAM
 - Source point x-coordinate {0 to 511} Source point y-coordinate (0 to 1023) SX:
 - 5Y:
 - NX:
 - Dots to move in x-direction (6 to 511) Dots to move in y-direction (6 to 1023) NY:
 - DIX: Direction for NX from source point
 - 0: Right 1: Left
 - DIY: Direction for NY from source point
 - 0: Down 1: Up
 - DX:
 - Basic x-coordinate of destination (0 to 511) Basic y-coordinate of destination (0 to 1023) DY:
- After you specify the above data, execute the command. Write 1 0 0 1 8 into the upper four bits of the command register (CMR) and the logical operation into the lower four bits.

3. The above procedure will execute the £MMM command in the MSX-VIDEO. While executing the £MMM command, the CE bit of the status register (\$\frac{2}{2}\$) will be set to 1, and when the command is complete, it will be reset to 0.

4.7.2 Setting up the LMNM register



4.7.3 Executing the LMMM command




4.8 LMMV (Logical move VDP to VRAN)

The LMMV command paints in a specified rectangular area of the Video or Expansion RAM according to a specified color code.

The data is transferred in units of one dot, and a logical operation may be done on the destination data.

Video or Expansion RAM



4.8.1 LMMV Execution Order

Pirst, set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select destination memory

0: Video RAM 1: Expansion RAM

NX: Dots to move in x-direction (0 to 511)

Dots to move in y-direction (0 to 1023) NY:

DIX: Direction for NX from source point

0: Right 1: Left

DIY: Direction for NY from source point

0: Down 1: Up


DX: Basic x-coordinate of destination (0 to 511)

DY: Basic y-coordinate of destination (0 to 1023)


CLR: Color code data

- 2. After you specify the above data, execute the command. Write 1 0 0 0 B into the upper four bits of the command register (CMR), and the logical operation into the lower four bits of the CMR.
- 3. The above procedure will execute the LMMV command in the MSX-VIDEO. While executing the LMMV command, the CE bit of the status register (S#2) will be set to 1, and when the command is complete, it will be reset to 0.

4.8.2 Setting up the LMMV register



4.8.3 Executing the LMMV command




......

4.9 LINE

The LINE command draws a straight line in the Video or Expansion RAM.

The line drawn is the hypotenuse that results after the long and short sides of a triangle are defined. The two sides are defined as distances from a single point.

Video or Expansion RAM



4.9.1 LINE Execution Order

1. First, set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select destination memory

0: Video RAM

1: Expansion RAM

Paj: Number of dots in long side (0 to 1023)

Min: Number of dots in short side (0 to 511)

MAJ: Direction for long side

0: Long side is in x-axis 1: Long side is in y-axis (or x-axis = y-axis)

:XIQ Direction from source point to end point

0: Right 1: Left

DïY: Direction from source point to end point


0: Down I: Up

DX :


Basic x-coordinate (0 to 511) Basic y-coordinate (0 to 1023) by:

- After you specify the above data, execute the command. Write 0 1 1 1 B into the upper four bits of the command register (CMR), and the logical operation into the lower four bits of the CMR.
- 3. The above procedure will execute the LINE command in the MSX-VIDEO. While executing the LINE command, the CE bit of the status register (S#2) will be set to 1, and when the command is complete, it will be reset to 0.

4.9.2 Setting up the LINE register



4.9.3 Executing the LINE command



4.10 SRCH

The SRCH command searches for a border color in the Video or Expansion RAM to the right or left of a basic point.

Video or Expansion RAM

(SX,SY) DIX --> . Border Color Point

4.10.1 SRCH Execution Order

1. First, set the necessary parameters in the command register of the MSX-VIDEO.

MXD: Select search memory

0: Video RAM 1: Expansion RAM

DIX: Direction from source point to search

0: Right 1: Left

When 1, ends execution when border color is found. When 0, ends execution when a color other than the border color is found.


Basic x-coordinate for search (0 to 511)

SY: Basic y-coordinate for search (0 to 1023)


CLR: Color code data

- 2. After you specify the above data, execute the command by writing 0 1 1 0 0 0 0 0 B into the CMR.
- 3. The above procedure will execute the SRCH command in the MSX-VIDEO. While executing the SRCH command, the CE bit of the status register (S#2) will be set to 1, and when the command is complete, it will be reset to 0. If the color is found the BD bit is set to 1.


4.18.2 Setting up the SRCN register



4.10.3 Executing the SRCH command




Status registers



\$ 1 8	вх7	вх6	BX5	вх 4	вхз	вх2	вхі	exo	Location where border color was found
8#9	1	1	1	1	1	1	1	BX8	


4.10.4 Flowchart of SRCH execution



4.11 PSET

The PSET command draws a dot in the Video or Expansion RAM.

A logical operation is done on the data of a dot that is already displayed.



4.11.1 PSET Execution Order

1. First, set the necessary parameters in the command register of the MSX-VIDEO.


MXD: Select memory

0: Video RAM 1: Expansion RAM


DX: x-coordinate of dot (0 to 511)
DY: y-coordinate of dot (0 to 1023)

- After you specify the above data, execute the command. Write 0 1 0 1 B into the high-order four bits of the command register (CMR) and the logical operation into the low-order four bits of CMR.
- 3. The above procedure will execute the PSET command in the MSX-VIDEO. While executing the PSET command, the CE bit of the status register (S#2) will be set to 1, and when the command is complete, it will be reset to 0.

4.11.2 Setting up the PSET register




4.11.3 Executing the PSET command



4.12 POINT

The POINT command draws a dot of the color specified in the Video or Expansion RAM.



4.12.1 POINT Execution Order


 First, set the necessary parameters in the command register of the MSX-VIDEO.

MXS: Select memory 0: Video RAM 1: Expansion RAM


SX: x-coordinate of dot (0 to 511) SY: y-coordinate of dot (0 to 1023)

- Z. After you specify the above data, execute the command by writing 0 1 0 0 0 0 0 0 B into the CMR.
- 3. The above procedure will execute the POINT command in the MSX-VIDEO. While executing the POINT command, the CE bit of the status register (5*2) will be set to 1, and when the command is complete, it will be reset to 0. The color code data is set to status register (5*7).

4.12.2 Setting up the POINT register



4.12.3 Executing the POINT command



5. Speeding up the processing of commands

The processing of commands can be speeded up by the following two methods.

5.1 Inhibit the display of sprites

If bit 1 of Register R*B (SPD) is set to 1, processing for sprites can be used for commands instead; and therefore the command execution is faster.

5.2 Inhibit the screen display

If bit 6 of Register Rst1 (BL) is set to 0, processing for the screen can be used for commands instead; and therefore the command execution is faster.

.

6. Conditions of registers after command execution

After commands on the MSX-VIDEO are executed, the conditions of the registers will be as listed in the following table.

	sх	SY	Dх	DY	NХ	NY	CLR	CMR H	CLR E	ARG
HMMC			-	*	-	ŧ	~	Ó	-	<u></u>
МММ	-	±	-	*	-	*	-	0	-	-
Е МММ	-	*	+	*	-	ŧ		0	-	
HMMV	-	-	-	*	_	ŧ	-	Ð	-	-
LMMC	-	-	-	*	-	ŧ		o.	_	-
LMCM	-	* :	-	-	_	ŧ	*	. 0	-	-
LMMM	••	±		*	-	ŧ	-	0	-	
LMMV	**	+	-	*	_	#	_	ō	-	-
LINE	-	-		•	-	-	. .	C		-
SRCH	-	**	_	_	-	-	-	Ç	-	-
PSET		+	-	-	-	-	_	Đ	-	-
POINT	-	_	-	-		-	,	Q	-	-

Note: The values for SY*, DY* and NYB are the dots, as substituted for N in the equations below.

$$SY^* = SY + N$$
 $DY^* = DY + N$ $(DIY = 0)$
 $SY^* = SY - N$ $DY^* = DY - N$ $(DIY = 1)$

NYB * NY - N

("LINE"command ==> if MAJ=0 then N=N-1)

⁻ Unchanged
- Coordinate at command end (SY*, DY*) or color code
- The count (NYB) when the end of the screen was detected

SPRITES

The MSX-VIDEO can be used to display 32 sprites. The size of the sprites are 8 x 8 dots or 16 x 16 dots. The size in the horizontal direction of a sprite is 1/256 of the screen. The sprites may be placed anywhere on the screen.

Since the sprites are handled in a conceptually independent screen, they do not affect the data within other screens.

(Sprite Screen) (0,255)* (255,255) * [X,Y]Sprite CRT area displayed Sprite (0,191) (255,191) or ٥E (0,211) (255,211) Sprite CRT area undisplayed (0,254)

(255,254)

*The y-coordinate of the upper edge of a sprite is 255.

The MSX-VIDEO has two sprite display modes. The sprite display mode is automatically selected according to the screen display mode.


SPRITE MODE 1: GRAPHIC 1, GRAPHIC 2, MULTICOLOR

SPRITE MODE 2: GRAPHIC 3, GRAPHIC 4, GRAPHIC 5, GRAPHIC 6, GRAPHIC 7

1. SPRITE MODE 1 (G1, G2, MC)

1.1 Characteristics of SPRITE MODE 1

In SPRITE MODE 1, there are 32 sprites, numbered #0 to #31. The sprites assigned the lower numbers have a higher priority. On a single CRT horizontal line, up to 4 sprites with the highest priority are displayed, and the overlapping portions of sprites with lower priorities are not displayed. priorities are not displayed.



When two sprites collide (their pattern color I portions have overlapped), this condition may be detected since bit 5 of status register \$40 is set to 1.

In addition, if there are five or more sprites on one horizontal line, bit 6 of status register S#O will be set to 1, and the lower-order five bits will be set to the number of the fifth sprite.

1.2 SPRITE MODE 1 display (G1, G2, MC)

To display sprites, use the following controls.

- Sprite size

R#1 bit 1

SI = 1: 16 x 16 dots SI = 0: 8 x 8 dots


- Sprite magnification

R*1 bit 0 MAG = 1: Double-size MAG = 0: Normal

- Setting the sprite pattern generator table Set the sprite's pattern in the Sprite Pattern Generator Table of the VRAM (#0 to #255).
- Setting the sprite attribute table
 Set the sprite's attributes (its coordinates, pattern number, and colors) in the Sprite Attribute Table of the VRAM (#8 to #31).

1.3 Sprite Attribute Table (Gl, G2, MC)


The Sprite Attribute Table is an area in the VRAM that contains the display (x- and y-) coordinates, colors, and pattern numbers of the 32 sprites. Each sprite has four bytes of attribute data.



- Y-coordinate (0 to 255) Specify the y-coordinate of the sprite. If the value for the sprite's y-coordinate is set to 200, all sprites with lower priority will not be displayed. For example, if sprite #10's y-coordinate is set to 200, sprites #10 to #31 will not be displayed.
- X-coordinate (0 to 255)
 Specify the x-coordinate of the sprite.
- Pattern number (0 to 255) Specify the sprite pattern number in the sprite pattern generator table. If the size of the sprite is 16 x 16, there will be four sprite pattern numbers corresponding to one sprite. In this case, you may specify any one of the four sprite pattern numbers.

In the above manner, if all sprites are 8 x 8, there will be 256 possible patterns; however, if all sprites are 16 x 16, there will be 64 possible patterns.


- Color code (0 to 15)
 Specify the color code for pattern color 1. The color code for pattern color 0 will be transparent.
- EC (Early clock) When this bit is set to 1, the 32 dots of the sprite are shifted to the left. In other words, when this function is used, the sprite is seved to the left, one dot at a time, from the left edge of the screen.



1.4 Sprite Pattern Generator Table (G1, G2, MC)

The Sprite Pattern Generator Table is an area in the VRAM to specify the sprite patterns (its appearance). The beginning (head) address of this area must be specified in register P#6 (Sprite Pattern Generator Table Base Address Register).

The pattern for each sprite must be written in this arca. Eight bytes are used for each pattern, for a total of 256 patterns. Each of the 256 patterns are assigned a sprite pattern number from 10 to 1255; if the sprite size is 10 x 10 dots, each sprite has one pattern, and if the sprite size is 10 x 10 dots, each sprite has four patterns.




1.5 Example of Data Setting for Sprite Pattern Generator Table (G1, G2, MC)

{ X =	1, 0=0}		, 1,	, 255 Table Base Address for N≠0}						
KSB LSB		\ra	ccein dane	14016	Dase	Mag	Leas	LOE	14401	
76543210	Address			Exampl	e of	16	v 16	Stor	ite	
0000000X				Data. Pa				MENT .	1 44	
00000XXX	8N+1			00	00000	OXXO	ооос	00		
OOOXXXXX				00	00000	(XXX	KOOO	00		
0000XXX0	. Pattern	number	Ď	ÇÇ	OXXXX	XXXX	XXXX	00		
DOCOXXOX				OQ.	DOXX:	KOOX:	KXOO	90		
0000XX0X				00	ооххо	XXO:	KXOO	90		
OCCURRE				00	OOXXO	XXO:	COOKS	900		
COOKXXXX	9 N+ 7			00	OOXX	KOOX:	KXQQ	00		
					XXXO					
OOXXXXXX				00	XXXXX	XXXX	XXXX	00		
OXXXXXXX	•			03	(XXXXX	(XXX	XXXX	KO		
XXXXXXXX		_	_		(XXXXX					
XXXXXXXX		number	1		XXXX					
OOXXXXOO					XXXX					
000000					XXXX					
00000000					200000					
00000000				CX,	хоооох	ЮОО	XXXX	00		
x0000000										
XXXOOOOO										
XXXXXX					_					
OXXXOOO		number	2		# #	o 1 -	#2 !			
XOXXCOOO			_		1	- +-				
XOXXGOOO						1	*3 l			
OXXXXOOO					<u> </u>					
XXXXXGOO										
XXXXXXX										
XXXXXXX										
XXXXXXXX										
XXXXXXXX		unmpet	3							
OOXXXXOO										
0000000										
00000000										
00000000										

⁻ If the sprite size is 16 x 16, the pattern number specified in the sprite attribute table can be any of the numbers from #0 to #3.

- 2. SPRITE MODE 2 (G3, G4, G5, G6, G7)
- 2.1 Characteristics of SPRITE MODE 2

In SPRITE MODE 2, there are 32 sprites, numbered #0 to #31. The sprites assigned the lower numbers have a higher priority. On a single CRT horizontal line, up to 8 sprites with the highest priority are displayed, and the overlapping portions of sprites with lower priorities are not displayed.



When two sprites collide (their solid portions have overlapped), this condition may be detected since bit 5 of status register \$\$0 is set to 1. When this occurs, the coordinates of the collision will be set in status registers \$\$3 to \$\$5.

In addition, if there are nine or more sprites on one horizontal line, bit 6 of status register S#O will be set to 1, and the lower-order five bits will be set to the number of the ninth sprite.

The colors of the sprite may be specified for each horizontal line.

The sprite priorities may be cancelled by setting the CC bit of the attribute table, and if sprites overlap, a logical OR may be done on the colors of the sprite. In other words, in SPRITE MODE 1, while only two colors may be displayed, in SPRITE MODE 2, four colors may be displayed.

2.2 SPRITE MODE 2 display (G3, G4, G5, G6, G7)

To display sprites, use the following controls.

- Sprite size R#1 bit 1 SI = 1: 16 x 16 dots SI = 0: 8 x 8 dots

- Sprite magnification R*1 bit 0


MAG = 1: Double-size MAG = 0: Normal

- Sprite display R#8 bit }

SPD = 1: Disable SPD = 0: Enable Disable

- Setting the sprite pattern generator table Set the sprite's pattern in the Sprite Pattern Generator Table of the VRAM (#0 to #255).
- Setting the sprite color table Set the sprites' color, £C, CC, and IC in separate lines of the Sprite Color Table of the VRAM.
- Setting the sprite attribute table Set the sprite's attributes (its coordinates, pattern number, colors) in the Sprite Attribute Table of the VRAM (#8 to #31).

2.3 Relationships between the VRAM Tables (G3.G4,G5,G6,G7)




2.4 Sprite Attribute Table (G3, G4, G5, G6, G7)

The Sprite Attribute Table is an area in the VRAM that contains the

V993B M\$X-VIDEO OSER'S MANUAL


display (x- and y+) coordinates, and pattern numbers of the 32 sprites. Each sprite has four bytes of attribute data.



- Y-coordinate (0 to 255) Specify the y-coordinate of the sprite. If the value for the sprite's y-coordinate is set to 216, all sprites with lower priority will not be displayed. For example, if sprite \$10's y-coordinate is set to 216, spritez \$10 to \$31 will not be displayed.
- X-coordinate (0 to 255)
 Specify the x-coordinate of the sprite.
- Pattern number (0 to 255)

 Specify the sprite pattern number in the sprite pattern generator table. If the size of the sprite is 16 x 16, there will be four sprite pattern numbers corresponding to one sprite. In this case, you may specify any one of the four sprite pattern numbers.


In the above manner, if all sprites are 8 x 8, there will be 256 possible patterns; however, if all sprites are 16 x 16, there will be 64 possible patterns.



2.5 Sprite Pattern Generator Table (G3,G4,G5,G6,G7)


The Sprite Pattern Generator Table is an area in the VRAM to specify the sprite patterns (its appearance). The beginning (head) address of this area must be specified in register R*6 (Sprite Pattern Generator Table Base Address Register).

The pattern for each sprite must be written in this area. Eight bytes are used for each pattern, for a total of 256 patterns. Each of the 256 patterns are assigned a sprite pattern number from *0 to *255; if the sprite size is 8 x 8 dots, each sprite has one pattern, and if the sprite size is 16 x 16 dots, each sprite has four patterns.



- 2.6 Sprite Color Table (G3, G4, G5, G6, G7)
- In SPRITE MODE 2, the color for sprite color pattern 1 may be specified on each line (sprite color pattern 0 will always be transparent). In addition, the sprite priority, collision detection, and EC (Early Clock) may be cancelled or enabled.

- The base address of the Sprite Color Table will always be automatically calculated by subtracting 512 (decimal) from the base address of the Sprite Attribute Table. Abueby resetting but 2 k4




2.7 About the Sprite Priority Order

In SPRIME MODE 2, if the CC bit of the Color Table is set to 1, the sprite priority order is cancelled.


In the above manner, the portions where CC is set to 1 (for each line) will be displayed only on horizontal lines where sprites with a lower number exist. This is diagrammed in the figure below.

Note that in this case, if there are more than B sprites on the same line, the minth sprite and above will not be displayed as explained earlier.



For the portions of the sprite in which CC is set to 1, even if a sprite having the number which is closest to that sprite has $CC \circ C$ everlaps the sprite, the collision is not detected. For everlapping sprites, a logical CR is done on the color codes for display.

Example of three sprites being displayed in seven colors



Example of overlapping the above sprites

	12	4		
8	14	6		
ů.	10	2		




In SPRITE MODE 2 -No collision detection


In SPRITE MODE : -Collision detection

2.8 Sprite Collision

If CC is set to 0 and the sprite with color portion non-0 overlaps, a sprite collision is detected. If sprite collision is detected, bit 5 of status register \$*0 is set to 1. This bit is reset to 0 when \$*40 is read.



If a sprite collision occurs and neither the mouse flag (MO) nor the light pen flag (LP) of register R#8 are set, status registers S#3 to S#6 will be set to the coordinates of the collision.



If status register S#5 is read, the contents of status registers S#3 to S#6 are reset.

The values that are contained in status registers \$\$3 to \$\$5 will contain offsets according to the following formulas.

X (S\$4,S\$3) Y (S\$6,S\$5)

Collision coordinates

X=XC+12

Y= YC+8

Setting the Sprite Colors

In all GRAPHICS modes other than GRAPHICS 7 mode, the color codes for sprites are common to all modes. The sprite display color is determined by the value in the palette register.

In GRAPHICS 7 mode, the sprite colors are fixed and are not affected by the palette register. The sprite colors in GRAPHICS 7 mode are shown in the following table.

Color code			Green			Red			Elue]	
C31	621	C1 1	C0	G2	G1	G0	R2	R1 i	RO	Б2 ₽	B1	В0	
0 0 0	0 0 0	0 0 1 1	0101	0 0 0	0 0 0	0000	0000	0 1 1	0 0 1	0	0 1 0	0	00 00 00 00 00 00
0 0	1	0 0 1	0 1 0 1	0 0 0	1 1 1	1 1 1	0 0	0 0 1 1	0 1 1	0 0 0	0 1 0 1	0 0 0	60-100
1 1 1	0 0	0 0 1 1	0 1 0 1	0 0	0 0 0	0 0 0	1 0 1	1 0 1	1 0 1	0 1 0 1	1 0 1	0 1 0	20-16 20-16
1 1 1	1 1 1 1	0 1 1	0 1 0 1	1 1 1	1 1 1	1 1 1	0 0 1 1	0 0 1 1	0 0 1 1	0 1 0 1	0 1 0	0 1 0 1	EN CE

TP and Sprites

By controlling TP (Bit 5 of register R18), color code 0 will be specified in the following manner. The color will affect the sprites.


- TP≈0 Color code 0 will be treated as invisible.

 Sprite color part 0 will not be displayed, and if sprites overlap, a sprite collision will not be detected.
- TP=1 Color code 0 will be the color that is specified in the palette register. (In GRAPBICS 7 mode only, R=0, G=0, and B=0 will be always set). If the sprite color part 0 overlaps, a sprite collision will be detected.


POINTING DEVICES

1. Light pen


We will explain the light pen function of the MSX-VIDEO below. To use the light pen, set bit 7 of register R#8 to 0 and bit 6 to 1.



In addition, if you want to enable an interrupt when the light pen has detected light, set bit 5 of register R#0 to 1. This interrupt is reset if status register S#1 is read.




The coordinates at which the light pen detected light will be set in status registers \$\frac{5}{4}\$ to \$\frac{5}{4}\$6. The data set in these registers are correct as long as status register \$\frac{5}{4}\$5 is not read.




.

Flowchart of using light pen to detect coordinates




2. Mouse

We will explain the mouse function of the MSX-VIDEO below. Because the mouse uses the Color Bus of the MSX-VIDEO, when you use the mouse, you cannot use the MSX-VIDEO Color Bus for any other purpose. To use the mouse, set bit 7 of register R#8 to 1 and bit 6 to 0.




When bit 7 of register R#8 is set to 1, the direction of the Color Bus is automatically changed to input.

You may know if the mouse button has been switched ON and OFF by reading status register S \pm 1. These register will be reset to 0 after being read.



The relative coordinates of the mouse's movement are set as two's complement data in status registers S#3 and S#5.



When 3 or 5 is set in register R#15, the mouse count is not done.


When status registers 5#3 and S#5 are read or when counting is to begin, the value in register R#15 must be changed.

SPECIAL FUNCTIONS

Alternate display of two graphics screen pages

Two graphics screen pages may be alternately displayed (in GRASHIC 4 to GRAPHIC 7 modes) automatically.


The pages that will be alternately displayed are as follows.



1.1 How to use register R#13

A display time period of between 166 ms and 2053 ms may be specified for each page.

- Specify the odd page in the pattern name table base address (register R#2).
- Specify the ON time (the interval in which the even page is displayed) and the OFF time (the interval in which the odd page is displayed) in register R#13.
- * For the values used in the timings, refer to the chart in the section on TEXT 2 MODE.



. ..

1.2 How to use the EO bit

The EO bit, bit 2 of register R#9, is used to alternately display—the two graphics screen pages at 60 Hz.

- Set the odd page in the Pattern Name Table Base Address (register R\$2).
- Set bit 2 of register R#9 to 1.

	MSB	7	6	5	4	3	2	1	0	LSB		
8#9	[EG			Mode	register	3

2. Interlace display


The MSX-VIDEO has an interlace display function.

- 2.1 Displaying the first and second fields on the same page
- Set the IL bit, bit 3 of register R#9, to 1.
- 2.2 Displaying the even page in the first field and the odd page in the second field
- Set the IL bit, bit 3 of register R#9, to 1. Set the EO bit, bit 2 of register R#9, to 1.
- Set the odd page in the pattern mame table base address (register R#2).

3. External Synchronization

3.1 GENLOCK method

The GENLOCK method detects the phase difference between the HSYNC output signal of the MSX-VIDEO and an external HSYNC signal and feeds it back to the system clock.



3.2 Choosing the synchronization mode

The S1 and S0 bits, bits 4 and 5 of register R \sharp 9, are used to set the synchronization mode of the MSX-VIDEO.


	MSB	7	6	5	4	3	2	1	0	LSB		
R#9				sı	S0		1			Mode	register	3

Sl	ISO	Sync mode	*Ys	Purpose
0	0	PC SYNC	Selects Normal MSX-VIDEO (0)	Display the MSX-VIDEO
0	1	STD SYNC	Appears for transparent parts	Superimpose, digitize, etc.
1	0	STD SYNC	Selects external signal (1)	Display external screen
1	1			

4. Superimpose

The MSX-VIDEO can originate a switch signal (*Ys) for superimposing an external video signal and the output of the MSX-VIDEO.

- The synchronization of the MSX-VIDEO must be adjusted to the signal to be superimposed.
- To input an interlaced video signal, the MSX-VIDEO may also be set up for an interlace display.




 ${\rm *Ys}$ selects the external video signal when scanning the transparent portion of the MSX-VIDEO screen.

5. Digitize function


The MSX-VIDEO has a function to read external data over the color $\,$ bus into the VRAM.

- The digitize function is available in GRAPHIC 4 to GRAPHIC 7 $\,$ modes only.
- When using a digitizer, the MSX-VIDEO must be synchronized with the external signal as necessary.


Digitize Block Diagram (GRAPHIC 7 mode)




Digitize Block Diagram (GRAPHIC 4 mode)



Digitize Block Diagram (GRAPHIC 6 mode)




Digitize Block Diagram (GRAPHIC 5 mode)




- Digitize control

When the DG bit (bit 6 of register R#0) is set to 1, the MSX-VIDEO initiates input of data from the color bus. This action is automatically performed internally by synchronization with VSYNC.




Successive reads into the first and second fields



- Bit mask of the color bus

The color bus may be a masked using a register R#7. When a bit of R#7 is set to zero, the input value of the corresponding bit on the color bus is set to zero.



The relationships of the bit vary according to the mode as follows.


color bus

GRAPHIC 4 MODE - - - - M3 M2 M1 M0
GRAPHIC 5 MODE - - - - M3 M2 M1 M0
GRAPHIC 6 MODE M3 M2 M1 M0 M3 M2 M1 M0
GRAPHIC 7 MODE M7 M6 M5 M4 M3 M2 M1 M0


6. Color bus

The color bus of the MSX-VIDEO is controlled by the MS, DG, and CB bits. The bits and the data flow will be illustrated below.


6.1 Normal display




6.2 Mouse



6.3 Displaying external signals



6.4 Digitize



PART 2

MSX-VIDEO DATA PROCESSOR LSI DATA SHEET

1. MSX-VIDEO

1-1 Overview

V9936 (MSX-VIDEO) is a N-channel Silicon Gate MOS, 64-pin shrink DIE plastic package Video Display Processor (VDP). The V9938 is software-compatible with the TMS9918A.


1-2 Features

- 5V single power Output of both Linear RGB and Composite Video signals
- 512 colors possible with built-in color palette
 Maximum 512 x 424 pixels, 16 colors
 Bit-mapped graphics


- 256 simultaneously-displayed colors
 Supports 16K- to 128K-byte video memory
 May be used with 16K x 1 bit, 16K x 4 bit, 64K x 1 bit, and 64K x 4 bit DRAMs
- DRAM auto refresh function: 256 addresses, 4 ms
- May support an extension video memory
 Interfaces for mouse and light pen
- Maximum 8 sprites per horizontal line Different color for each horizontal line of the sprite Area move, line, and search commands

- Logical operation function Addresses may be specified by coordinates
- External synchronization possible
- Superimpose possible
- Digitization possible
- Multi-MSX-VIDEO architecture possible
- External color palette by using color bus

MSX-VIDEO Block diagram



MSX-VIDEO circuit example



2. Pin assignments and functions

Pin name	Pin no.	1/0	Function
	1	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	- CPU data bus CPU data bus
VIDEO G R B *YS	21 22 23 24 10	00000	*VDS * Low: Access to VRAM is for display data *VDS = High: Access to VRAM is for

1	•	1	2
HSYNC	5	1/0	Tri-level logic:
		1	upper levels (high to middle) for output,
1		1	lower levels (middle to low) for input
1			Bigh: Non-HSYNC, color burst period
1	1		Middle: HSYNC or non-color barst period
	1]	Low: HSYNC input
CSYNC	6	170	Tri-level logic:
			High: Composite SYNC output
			Low: VSYNC input
CBDR	11	0	Color bus direction
			High: Input
			Low: Output
CO LSB	19	1/0	- Color bus
Cl	18	1/0	Usually the color code is output;
C2	17	1/0	during digitize, this bus is used as
C3	1.6	1/0	the input port. The high-order bits
C4	15	1/0	are for mouse input when using the
C5	14	1/0	mouse.
C6	13	1/0	C4 = XA
C7 MSB	12	1/0.	* C6 = YA C7 = YB
*LPS	26	1 .	Light pen or mouse SW input
1	i		1 v 3
1	1	i.	Low: SW on
	١		High: Sw off
*LPD	27	I	High: Sw off Light pen detection input or mouse Sw imput
*LPD	27	I	High: 5W off Light pen detection input or mouse SW input Low: Light detected or SW on
			High: Sw off Light pen detection input or mouse Sw input Low: Light detected or Sw on High: Any other condition
*LPD	27	I O.	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution:
*DHCLK	2	O.	High: 5W off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain
			High: 5W off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution;
*DHCLK	2	O.	High: 5W off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain
*DHCLK	2	O.	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register.
*DHCLK	2	0. 1/0	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system.
*DHCLK	2	O.	High: 5W off Light pen detection input or mouse 5W input Low: Light detected or 5W on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an
*DHCLK *DLCLK	3 63	0. 1/0 I	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system.
*DHCLK *DLCLK XTAL 1 XTAL 2	2 3 53 64	0. 1/0 I	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSX-VIDEO system. Connect to XTAL or use for connection of an external oscillator
*DLCLK *DLCLK XTAL 1 XTAL 2 CPUCLK	2 3 53 54 8	O. I/O I	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Oct clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency
*DHCLK *DLCLK XTAL 1 XTAL 2	2 3 53 64	0. 1/0 I	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output
*DLCLK *DLCLK XTAL 1 XTAL 2 CPUCLK	2 3 53 64 25	0. 1/0 1	High: 5W off Light pen detection input or mouse 5W input Low: Light detected or 5W on High: Any other condition Dot clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSX-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output Low: interrupt
*DHCLK *DLCLK XTAL 1 XTAL 2 CPUCLK *INT	2 3 53 54 8	0. 1/0 I I 0 0	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Oct clock output for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSX-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output Low: interrupt Initialize all MSX-VIDEO circuits
*DHCLK *DLCLK XTAL 1 XTAL 2 CPUCLK *INT *RESET	2 3 53 64 8 25 98	0. 1/0 1	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output Low: interrupt Initialize all MSX-VIDEO circuits SV power supply
*DHCLK *DLCLK XTAL 1 XTAL 2 CPUCLK *INT *RESET VCC GND	2 3 64 8 25 9 58 1	0. 1/0 1	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Oct clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output Low: interrupt Initialize all MSX-VIDEO circuits SV power supply Ground OV
*DHCLK *DLCLK XTAL 1 XTAL 2 CPUCLK *INT *RESET VCC	2 3 53 64 8 25 98	0. 1/0 1	High: SW off Light pen detection input or mouse SW input Low: Light detected or SW on High: Any other condition Dot clock cutput for high resolution; 10.74 MHz open drain Dot clock output for low resolution; 5.37 MHz open drain Input may also be done the mode register. This is used for a multi-MSK-VIDEO system. Connect to XTAL or use for connection of an external oscillator Outputs 1/6 of XTAL frequency CPU interrupt output; open drain output Low: interrupt Initialize all MSX-VIDEO circuits SV power supply

3. Electrical characteristics and timing chart

3-1 Absolute maximum ratings

Symbol	Parameter	Rating	Unit
VCC	Supply voltage	~0.5 to +7.0	ಗೆಗೆ<<
Vin	Input voltage	-0.5 to +7.0	
Ts	Storage temperature	-50 to +125	
To	Operating temperature	0 to + 70	

3-2 Recommended operating conditions

Symbol	Parameter	Min.	тур.	Max.	Çnit
vec	Supply 'voltage	4,75	5,00	5.25	V
Vss	Supply voltage		0	1	Ą
Тa	Ambient temperature	C		70	°C
VIL 1	Low-level input voltage (group 1)	-0.3		0.8	v
VIL 2	Low-level input voltage (group 2)	-0.3		0.8	ν
VIL 3	External clock low-level input voltage (group 3)	-0.3		0.8	v
VIH 1	High-level imput voitage (group 1)	2.2		vcc	v
VIH 2	High-level input	2.2		vcc	v
VIH 3	voltage (group 2) External clock high-level	2.2		VUL	ľ
	input voltage (group 3)	3.5		VÇÇ	v

Notes:


Group 1: *CSR, RD0 to RD7, C0 to C7, *LPS, *LPD, *RESET, *DLCLK Group 2: CD0 to CD7, MODE 0, MODE 1, *CSW Group 3: XTAL 1, XTAL 2

The video signals are listed separately
Versions A and B of the MSX-VIDEO differ in the following items:

Symbol	Parameter	Min.	тур.	Max.	Unit
VIL 2 VIL 3	Low-level input voltage (group 2) External clock low-level	-0.3		0.6	٧
VIL 3	input voltage (group 3)	-0.3		0.3	V

3-3 Electrical characteristics under recommended operating conditions External input clock timing

No.	Symbol	Parameter	Min.	тур.	Max.	Unit
1 2	fXTAL TXWH	XTAL clock frequency XTAL clock high-level	20.26	21.48	22.55	MHz
3	TXWL	pulse width XTAL clock low-level pulse width	5			ns
4	TXR	XTAL clock rise time	2		10	ns
5	TXF	XTAL clock fall time			10	ns
6	TXD21	XTAL clock delay time 2 → 1			10	ns
7	TXD12	XTAL clock delay	0			ns
8	TLIXD	time 1 -> 2	0		2	ns
, i	ILIAD	*DLCLK (input) -			98	
9	TW1	XTAL clock delay time XTAL1 pulse width	20 12		50	ns
10	TW2	XTAL2 pulse width	NAME AND ADDRESS OF TAXABLE PARTY.			ns
11	TPD	XTAL1-XTAL2 relative	20			ns
	1	delay time	15		24	ns



*RESET Input timing

No.	Symbol	Parameter	Min.	тур.	Max.	Unit
1	TRESET	*RESET low-level pulse width	10			ms



DC characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
VOL4	Low-level output voltage				
	(group 4)	IOL = 1.6 mA		0.4	V
VOL5	Low-level output voltage				
_	(group 5)	IOL = 1.6 mA		0.4	v
VOL6	Low-level output voltage				
	(group 6)	10L = 10 mA	1 1	0.4	٧
VOL7	Low-level output voltage		1 1		
	(group ?)	IOL = 1.6 mA	1	0.4	V
VOH4	High-level output voltage		l [
mont	(group 4)	IOH = 100 uA	2.4		V
VOH5	High-level output voltage		i	1	
11.1	(group 5)	IOH = 60 uA	2.7		v
	Input leak current			10	ųΑ
ILO	Output leak current				
raa	(floating)			25	ūΛ
ICC	Current consumption		1	230	πA

Notes: Group 4: Group 4: CD0 to CD7, RD0 to RD7, AD0 to AD7, *VDS, CBDR, CPUCLE, CO to C7

Group 5: *RAS. *CASO, *CASI, *CASX, R/*W

Group 6: *DLCLE, *DHCLE

Group 7: *INT

Input/output power capacities


Symbol	Parameter	Condition	Min.	Max.	Unit
CIN	Input power capacity Output power capacity	VIN = 0 V VOUT = 0 V		10 10	pf p₽

V9938 MSX-VIDEO Data Sheet

External output clock timing

No.	Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
B 9	FDHCLK THWL	*DHCLK frequency *DHCLK low-level pulse width		10.13	10.74		MHz ns
11 12	THE EDLCLK TLOWL	*DHCLK fall time *DLCLK frequency *DLCLK (output) low-	CL = 50 pF	5.06	5.37	25 5.64	ns MHz
13	TLOF	level pulse width *DLCLK (output) fall time		60		15	ns ns
14	TMLOD	*DHCLK-*DLCLK (output) delay time		-15		15	ກຣ
15 16	fCPUCLK TOWN	CPUCLK frequency CPUCLK high-level		3.37	3.58	3.76	MHz
17	TONL	pulse width CPUCLK low-level pulse width	CL = 100 pF	110			ຄຣ
18 19	TCR TCF	CPUCLK rise time CPUCLK fall time		110		25 25	ns ns
20	TLOHXD	*DLCLK (output) high- XTAL delay time	CL = 50 pF	20		50	ns
21	TLOLXD	*DLCLK (output) low- KTAL delay time		20		50	пs


Note: The values shown for *DECLK and *DECLK assume that RL \simeq 1 k ohm.




External output clock timing

CPU-MSX-Video Interface


No.	Symbol	Parameter	Condition	Min.	тур.	Max.	Unit
1	TASR	Address setup time					
2	TASW	(related to *CSR) Address setup time		0			ns
		(related to *CSW)		3.0	1		ns
3	TAHW	Address hold time		50	1		ns
4 5	TDSW	Data setup time		3.0			ns
6	TDHW	Data hold time		3.0			ns
7	TCSW	*CSW pulse width		186	700	2000	ns
8	TRAC	*CSR pulse width		186	700	2000	ns
9		Data access time	CL =		100	150	ns
10	TPVX, A	Data invalid time Data disable time	300 pF	0			ns
11	TW1W				65	100	ns
	111111	*CSW pulse width high, 2nd-lst,					
		1st-2nd byte		2			us
12	TW2W	*CSW pulse width high,		4			us
		2nd-3rd, 3rd-3rd,	1 1 1 1 1 1 1				
		3rd-1st byte		8			us
13	TS1 RW	*CSR-*CSW setup time,		1000			
		lst-lst byte		2			บร
14	TS2 RW	*CSR-*CSW setup time,					""
		3rd-1st byte		8			us
15	TSlWR	*CSW-*CSR setup time,			-		
	mao	2nd-1st byte		2			us
16	TS2WR	*CSW-*CSR setup time,					
17	mara n	2nd-3rd byte		. 8			us
11	TWIR	*CSR pulse width high,					
18	TW2R	1st-1st byte	7 1 5	2			us
10	IWZK	*CSR pulse width high, 3rd-1st,					
		3rd-3rd byte	1				
	<u> </u>	Jid-Jid by ce		8			us



CPU-MSX-VIDEO write cycle interface




CPU-MSX-VIDEO read cycle interface



Note: The numbers n (where n = 1, 2, 3) marked in the pulses show the byte order (lst, 2nd, 3rd) sent from the CPU.

MSX-VIDBO register read timing



Note: The numbers n (where n = 1, 2, 3) marked in the pulses show the byte order (1st, 2nd, 3rd) sent from the CPU.

MSX-VIDEO register write timing

V9938 MSX-VIDEO Data Sheet

MSX-VIDEO-VRAM interface


No.	Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
1	TRC	Memory read/write		1	1		
		cycle time		266	279]
2	TPC	Page mode cycle time		177	186	1	
4	TOSC	Read data setup time		20	1 .00		Ĺ
5	TDHC	Read data hold time		Ťå			
6	TRP	*RAS precharge time	1	90		į.	
. 7	TRAS	*RAS polse width		130		ĺ	
8	TRSH	*RAS hold time		€0			1
9	TCAS	*CAS pulse width		85			}
10	TCSH	*CAS hold time		140		f	3
11	TRCD	*RAS-*CAS delay time		40			}
12	TCRP	*CAS-*RAS precharge	l	***			1
]	time	1	96	Į.		,
13	TRARD	Row address-*RAS	! .	7"			}
		delay 'time		50			
14	TRAH	Row address hold time		50 12	•	Į.	!
15	TCACD	Column address-*CAS		12	ŧ.	ŀ	į
	1 4.02	delay time		,	<u> </u>	İ	
16	TCAR	Column address hold	CL =	0	[4
	1	time		200	ŀ	i	Š
17	TCAR	Column address hold	150 pF	100			្ ១១
1.	1 440	time (for *RAS)					§ .
18	TRCD	Read command-*CAS		130			(
		delay time		7.0	•		
19	TRCH	Read command		30			
	1	hold time	[~ -	•	1	l i
20	TWCH	Write command		30			
	******	hold time		70			
21	TWRN	Write command hold		7.0			
	A-7 143	time (for *RAS)				•	i
22	TWP	Write commend and		150			}
~-	114.5	Write command pulse width					
23	TRWL			120			
4-3	15WF	Write command-*RAS read width					
24	TOWL			150			
44	I CWI,	Write command-*CAS					
25	TDCD	read width		120	•		
27	1200	Write data-*CAS delay		_			. [
26	TDH	time		. 0			
27	TOHR	Write data hold time		50]	
~ 1	1 4-7G K	Write data hold time					
28	TWCD	(for *RAS)		110			
20	TALCD	Write command-*CAS			,		
29	40.00	delay time		30			
79	TCP	*CAS precharge time					
		(page mode cycle)	j l	70			

Note: The above specifications apply to version C of the V9938.


The following items apply to Versions A and B. To distinguish Versions A. B. and C. refer to page 134 of this data sheet.

V9938 MSX-VIDEO Data Sheet

No. Sv	Symbol	Parameter	Version		
NO.	Sy MDO1	Parameter	A	В	
14 15 26 27 —	TRAH TCACD TDH TDHR TRSH* TRAS*	Row address hold time Column address-*CAS delay time Write data hold time Write data hold time (for *RAS) *RAS hold time during read only *RAS width during *RAS refresh only	10 -5 30 70 15	10 0 30 70 No rating	



VRAM write cycle (early write)



VRAM page mode cycle

Composite video signal output level

Versions A and β

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
VWHITE VWHITE	White level output voltage		2.20	2.55	2.90	v
(B/W)			2.30	2.65	3.00	į v
VBLAÇ∦	Black level output voltage	1	2,00	2.30	2.70	įν
VSYNC	Sync level output voltage	RL =	1,90	2.20	2.60	V
V CB	Color burst pulse width	470 ohms	0.14	0.19	0.24	1.0
VP-P	Electric potential difference between			-		
	white and sync levels	ì	0.24	0.35	0.44	ĺν
VP-P	Electric potential	i	1			'
(B/W)	difference between					
	white and sync levels	į	1		1	İ
	(using black & white)		0.34	0.45	0.54	l v

Note: The typical values listed in the above table assume that VCC = 5.00 V and TA = 25 $^{\circ}$ C.

Version C

Symbol	Parameter	Condition	Kin.	тур.	Max.	Unit
VWHITE VWHITE	White level output voltage White level output voltage		2.20	2.60	3.00	V
(B/W)	(using Black & white)		2.50	2.80	3.20	Ιv
VBLACK	Black level output voltage		1.80	2.20	2.50	v
VSYNC	Sync level output voltage	RL =	1.60	2.00	2.30	v
VCB	Color burst pulse width	470 ohms	0.16	0.22	0.28	l v
VP-P	Electric potential difference between white and sync levels		0.40	0.60	0.75	v
VP-P (B/W)	Electric potential difference between			1	1	
	white and sync levels (using black & white)		0.60	0.80	0.95	v

Note: The typical values listed in the above table assume that VCC = 5.00 V and TA = 25 $\,^\circ\text{C}_\bullet$

V9938 MSX-VIDEO Data Sheet

RGB output level

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
VRGB 7	RGB maximum output Voltage	RL = 470 ohms	2 "	2.8	3.2	v
VRGB 0	RGB minimum output voltage (Black Level)	RL =		2.0	2.4	v
VP-P	RGB electrical potential	RL ≖		1	1 " ' '	ľ
DRGB	difference VRGB7-VRGB0 RGB electrical potential	470 ohms RL =		8.0	1.00	٧
	difference P-P	470 ohms		1	5.0	*

Note: The typical values listed in the above table assume that VCC \approx 5.00 V and TA = 25 °C.

Synchronize signal output level

Symbol	Parameter	Condition	Min.	тур.	Max.	Unit
VTLVH 1	Tri-level output high-	RL =	T			
	level BLEO	1 k ohm	4.5	<u> </u>	vec	l v
VTLVM I	Tri-level output	RL T	1			
	intermediate level BLEO	l k ohm	2.5		3.5	V
VTLVL 1	Tri-level output low-	RL. =				
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	level BLEO	l k ohm			0.4	V
VTLVH 2	Tri-level output high-					1
VTLVM 2	level HSYNC, CSYNC	No load	4.5	1	VCC	V
A TEAM Y	Tri-level output	i				
	intermediate level		·		l	
VTLVL 2	HSYNC, CSYNC Tri-level output low-	No load	2.7	f	3.7	V
******	level MSYNC, CSYNC	No load			0.8	v
VYH	*Ys output high level	IOH =		1	0.8	ľ
7 411	19 onehor midt teast	100 uA	2.4			Ιυ
VYL	*Ys output low level	108 =	2.7	i	1	ľ
		1.6 mA	i	l	0.4	v
ITLVH	High-level input current	VI =	l	l	*··	l *
	HSYNC, CSYNC	0.4 V	l	l	-4.0	mA
ITLVL	Intermediate level input	VI =	l	l	1] ""
	current HSYNC, CSYNC	0.4 V	l	l	-2.0	πλ

V9938 MSX-VIDEO Data Sheet

Composite video signal


No.	Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
1 2 3 4 5 6 7 8 9 10 11 12	TWHS TrCV 1 THS-CB TWCB TCB-LB TrCV 2 TWLB TfCV 2	HSYNC fall time HSYNC pulse width HSYNC rise time HSYNC color burst delay time Color burst-left border delay time VBLACK-VWHITE rise time Left border width VWHITE-VBLACK fall time Active display area Right border width Right border-horizontal synchronous delay time	RL = 470 ohms CL ± 150 pr	4.50 0.40 2.60 1.10 2.4 47.00 2.50	47.69	110 4.70 90 0.60 3.30 1.50 50 2.7 100 48.00 2.80	ns ug ug

Rote: Items 8 and 11 are when Display Adjust is 0.

RGB signal

	۰.	ł	Parameter		Min.	 Max.	Onit
1:	i	tyrgb Tergb	RGB signal rise time (VRGB0	RL = 470 ohms CL = 150 pF		60 60	ns ns

Note: Measurements are 10% to 90%.





V9938 MSX-VIDEO Data Sheet

Synchronize signals

No.	Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
1	Tfsy 1	BLEO intermediate level-				1,40	
2	Trsy 1	low level fall time BLEO low level-intermediate	Π.			100	កន
		level rise time	لن	F		140	វាន
3	Trsy 2	BLEO low level-high level rise time					
4	TESY 2	BLEO high level-low level	CL =			220	ກຣ
,		fall time	50 p£		1	110	ns
5	TESY 3	SYNC intermediate level- bigh level rise time				300	ns
6	TESY 3	SYNC high level-intermedias	te			1 "	112
7	ተቀይጥ ለ	level fall time SYNC low level-intermediate				1100	ភន
Ĺ	1.131 4	level rise time	<u>`</u>			200	ne
8	Trsy 5	SYNC low level-high level					''``
Q.	TYSV 6	rise time *YS low level-high level				400	ns
1		rise time				25	ກຣ
10	TESY 6	*YS high level-low level					
		fall time			ļ	25	nε


Note: BLEO is the value when Rt = 1 k ohm. Times shown are 10 to 90%.






Color bus

No.	Symbol	Parameter	Condition	Min.	тур.	Max.	Unit
1	TDCB0	*DLCLK-color bus output	CL =				
2	THCBO	delay time *DLCLK-color bus output	50 pF CL =			100	ns
١.		hold time	50 pF	20			ns
3		Color bus input setup time		0			ns
4	THCBI	Color bus input hold time	-	20			ns




VDS

No.	Symbol	Parameter	Condition	Min.	тур.	Max.	Unit
1	TDVDSL	*DLCLK-*VDS low level		300	11,000		
		delay time	CL = 50 pF	50		100	ns
2	TDVDSH	*DLCLK-*VDS high level				1	1
_		delay time		50	S. 100	100	ns
3	TSVDS	*VDS setup time (for					
		*CASO and *CAS1)		20	Mark Street		ns
4	THVDS	*VDS hold time (for			Sept. 188		
		*CASO and *CAS1)		0		1	ns




4. External measurements of package



Note: The specifications for this product are subject to change without notice as improvements are made.

5. Version identification



APPENDIX

V9938 MSX-VIDEO Appendix

1. Refresh

The V9938 has a Dynamic RAM (DRAM) auto-refresh function which repeats cycles every 4 ms for 256 addresses.

Special consideration must be given when using a 128 address-2 $\,$ ms cycle, as the usage depends on whether the DRAMs used are 16K or 64K.

- 1. 16K DRAMs (VR = 0)
- When the row address and column addresses are seven bits, connect pins AD1 to AD7 on the V9938 to DRAM address pins AO to A6.
- when the row address is eight bits and the column address is six bits, connect pins AD1 to AD6 on the V9938 to DRAM address pins AI to A6. Also connect pin AD0 to pin A7. When this configuration is used, only addresses AO to A6 of the DRAM are refreshed.
- 2. 64K DRAMS (VR = 1)
- Connect pins ADO to AD5 and AD7 of the V9938 to pins AO to A6 of the DRAM. Also connect pin AD6 to pin A7. hen this configuration is used, only addresses AO to A6 of the DRAM are refreshed.

1-1 V9938 Refresh Address Output

The method of outputting refresh addresses on the V9938 differs depending on the mode being VR or display.

Considering the refresh address as (MSB) R7 R6 R5 R4 R3 R2 R1 R0, 256 addresses are refreshed within 4 ms.

Refresh address output method

V9938 adderss	AD7	AD6	AD5	AD4	AD3		AD1	AD0
VR = '0'	R 5	R4	ĸ	R2	R1	RO	R7	R6
VR = '0', G6, G7 modes	R0	R7	R6	R 5	R4	R3	R2	Rl
VR = '0', non-G6, G7 modes	R7	R6	R5	R4	£3	R2	R1	RO

Maximum Refresh Cycle

- 256 cycle refresh
 128 cycle refresh ធាន
- - Using addresses other than R7 Using addresses other than R6 1.25 ms 1.9 ms.
 - Using addresses other than R5 2.2 - Using addresses other than R4 2.5 ms. (worst case)

៣ខ

- 1-2 Example of V9939-DRAM address pin connection and maximum refresh cycle
 - 1. VR = '0'
 - DRAM construction with 7-bit row and column addresses

 DRAM construction with 8-bit row address and 6-bit column address


Maximum refresh cycle DRAM addresses A7 A6 Ą5 A2 A1 A4 A3 V9938 addresses (AD) 7 5 6 4 3 2 1 ø 2.2 ms 7 (AD) Q 5 3 2 6 4 Ĭ 1.9 ms

2. VR = '1'


Maximum refresh cycle G6/G7 Non-G6/G7 DRAM addresses Α7 A6 A5 A4 A3 Modes Modes V9938 addresses (AD) 7 3 2 5 4 1 Û 2.5 ms 1.25 ms (GA) 6 7 5 0 4 3 2 1 1.25 ms 1.9 ms (AD) 5 3 6 4 2 1 0 1.9 ms 2.2 ms

Note: The maximum refresh cycle is the value when the DRAM refresh addresses are A6 to A0.


- 2. Examples of VRAM Interface
- 2-1 16K bytes - (16K x 1) x 8




- (16K x 4) x 2




2-2 32K bytes - (16K x 4) x 4




2-3 64K bytes - (64K x 1) x 8




- (64K x 4) x 2




2-4 128K bytes - (64K x 4) x 4



- (64K x 1) x 16



- 3. Clock oscillation internal circuitry
 - Rl Approximately 1 k ohms
 R2 Approximately 500 k ohms
 TR1 Depletion transistor
 TR2 Enhancement transistor



- 4. Usage of unused pins
 - Output pins

All unused output pins may be left open.

- Input or input/output pins

*DLCLK	(3)	Pull up with a resistor
HSYNC	(5)	Open
CSYNC	(6)	Open
C7 to C0	(12) to (19)	Open
*LPS *LPD VBB	(26) (27) (33)	Connect to VCC Connect to VCC Open or connect to GND (1) through a capacitor

5. Cycle mode

The V9938 has three cycle modes, which may be specified according to the following settings of bits S0 and S1 in register ± 9 .


	S Cycle		Farner	HS	YNC	• • • •		
1	0	wode	Screen mode	High level	Low level	*YS	fĦ	
Đ	Đ	O	PC only	Burst flag	H counter reset input	Low	fXTAL/1368	
0	1	1	Mixed	HSYNC	H counter reset input	High/ Low	fXTAL/1365	
1	Ō	2	Ext. Video	HSYNC	H counter reset input	High	£XTAL/1365	

6. Cycle input

HSYNC input


When the V counter is set to 6, input from HSYNC is received, and the H counter is reset on the edge of the transition from High --> Low.

When the HSYNC Gate signal is Low, in other words, the $\,\mathrm{V}\,$ counter is set to a number other than 6, input signals to the HSYNC input are ignored.



V Reset input (CSYNC)

The V Reset signal is a signal that is internal to the V9938 that cycles at 2.98 us. When three consecutive Lows are received, the V counter is reset. Simultaneously, the first field is selected.



7. Display parameters

7-1 Horizontal display parameters

Unit: XTAL Cycles

	Multico.	lor mode	Text I mode		
	Gl to G	7 modes	Text II mode		
S1, S0 (R#9)	1, 2	0	1, 2	0	
Display cycle Right border Right erase time Synchronize signal Left erase time Left border	1024	1024	960	960	
	57	59	85	87	
	26	27	26	27	
	100	100	100	100	
	102	102	102	102	
	56	56	92	92	
Total	1365	1368	1365	1368	

Note: The above table shows the relationship between the RGB signal and HSYNC when the Display Adjust Register (Register Number 18) is set to 0.



7-2 Vertical display parameters (NTSC)

Unit: Lines


Lines	192 lines LN = 0			212 lines LN = I			
•		Interlace Field			Interlace		
	Non-					eld	
	Interlace	1st	2nd	Non- Interlace	lst	2nd	
Synchronize signal Top erase time Top border Display time Bottom border Bottom erase time	3 13 26 192 25 3	3 13 26 192 25.5	3 13.5 26 192 25 3	3 13 16 212 15 3	3 13 16 212 15.5	3 13.5 16 212 15	
Total	262	262.5	262.5	262	262.5	262.5	

7-3 Vertical display parameters (PAL)

Unit: Lines

Lines		192 lines LN = 0				es	
	-016	Interlace Field		Interla		rlace	
	Non- Interlace 3 13 53 192 49 3				Field		
		lst	2nd	Non- Interlace	lst	2nd	
Synchronize signal Top erase time Top border Display time Bottom border Bottom erase time		3 13 53 192 48.5 3	3 13.5 53 192 48 3	3 13 43 212 39 3	3 13 43 212 38.5 3	3 13.5 43 212 38 3	
Total	313	312.5	312.5	313	312.5	312.5	

Note: The above table shows the relationship between RGB and VSYNC when the Display Adjust Register (Register Number 18) is set to 0.



8. Color palette

		Ģ	R	₿
Color code	0123456789ABCDEF	0067131613664257	0013125277661657	0013771713141557

The color palette is set as shown in the table when a RESET is done. This table has no meaning in G7 mode since the color palette is not used.

In addition, since there are only four colors available in G5 mode, values from 4 to F have no meaning.

In this table, 0 means that the GRB intensity is 0, and 7 means that the GRB intensity is set to maximum.

9. Composite video color burst

The phase of the color brust is set according to the contents of register numbers 20, 21, and 22. These registers are initialized on the transition between Low --> High of the *Reset signal.

Register	Value upon
number	initialization
20	4H 00
21	4H 3B
22	4H 05

In addition, when the values of all of the above registers are set to 00, the color burst effect may be removed.

Note: Do not set values other than those listed above in registers 20 to 22.

10. Color bus

Mode		Color bus							
node	7	6	5	4	3	2	1	0	
Text I, II Multicolor Gl to G4	×	х	X	х	cc3	CC2	CC1	cco	
					bb0 → ← nav2		dd →		
G5	×	х	×	x	ÇC1	€C0	CC1	CC0	
		Ev.	en		• Odd				
G6	CC3	CC2	ccı	CCO	CC3	CC2	CCl	cco	
G 7	CC7	CC6	CC5	CC4	CC3	CC2	¢c1	cco	

The color bus is used as listed above whether doing input or output. For example, in G4 mode, the lower four bits (CCO to CC3) output the color code. These bits must be set before the signals are placed on the color bus. In this case, the upper four bits are ignored. In addition, during input, since the lower four bits have the color code, that signal is displayed, and if DG = "1", the information is also stored in the VRAM.

When using high resolution modes such as G5 and G6 modes, the even and odd dots are handled together as in 0-1, 2-3, 4-5, etc. (This is the same during input and output).

11. Sprites in G5 mode

In the G5 mode, the static screen has a resolution of 512 dots in the horizontal direction. In addition, each pixel has two bits for the color code.

Sprites are displayed using half the resolution of a static screen. As a result, the sprite pattern has a resolution of 256 dots in the horizontal direction, and the coordinates are x \approx 0 to 255.

In order to display a sprite pattern as shown in Fig. 1, you must create a sprite pattern generator table as shown in Fig. 2.




Fig. 1 Sprite pattern

	MSB							L5B
c	0	0	a	1	1	0	D	0
1	0	Đ	Ò	Ĭ	1	0	0	D
2	1	1	1	1	ı	1	1	1
3	ì	1	1	1	1	1	1	1
4	Q.	Ô	0	1	1	Ō	0	O
5	Ü	Ç.	0	1	1	0	0	0
6	0	Q	ō	1	1	0	0	0
7	ø	۵	Į	1	1	1	0	0

Fig. 2 Pattern generator table

The colors of the sprites depend on the settings of the sprite color table. The upper four bits of the color table use controls such as the Early Clock. The lower four bits are divided into two groups of two bits. The upper two-bit group is for the color of the even pixels, and the lower two-bit group is for the color of odd pixels. If the bits are set individually for each two-bit group and the two groups have different colors, the resolution for sprite colors can be considered as being 512 dots.

If the color table is written as shown in Fig. 3, the sprite pattern will be as shown in Fig. 1.

	MSB		LSB
o		A	В
1		С	С
2		E	F
3		G	l H
4		I	J
5		ĸ	Į,
6		М	N
7		0	P

Fig. 3 Color table